# CERERE DE CANDIDATURĂ

Subsemnatul<del>/a Valeriu BEIU</del>, cadru didactic la Facultatea *de Științe Exacte* din cadrul Universității "Aurel Vlaicu" din Arad, formulez prezenta cerere de candidatură pentru *membru în consiliul facultății* pentru mandatul 2020 – 2024.

Anexez prezentei cereri următoarele:

- Declarație pe propria răspundere că nu am fost lucrător/colaborator al securității în sensul art. 2 din OUG 24/2008
- Declarație pe proprie răspundere că nu mă aflu într-o situație de incompatibilitate prevăzută de lege
- Curriculum Vitae
- CD cu documentele scanate ale prezentului dosar de candidatură
- CD conţinând într-un singur fişier, în format PDF, actele din dosar, din care AŢI ELIMINAT datele dumneavoastră cu caracter personal (conform aprecierii dumneavoastră)

Arad, 18.12.2019 Semnătura:

# DECLARAȚIE PE PROPRIA RĂSPUNDERE

Vlaicu" din Arad, fiul <del>/fiica</del> lui	<i>IU</i> cadru didactic titular la Universitatea "Aurel și a lui, născut/tă la data de
în localitatea	, județul , domiciliat <del>/ă</del> în .
Codul Penal cu privire la falsu	nărul , cunoscând prevederile art. 326 din al în declarații, după luarea la cunoștiință a nță a Guvernului nr. 24/2008 privind accesul la curității,
	spundere, că nu am fost lucrător al Securității sau art. 2, lit. a)-c) din această Ordonanța de Urgență

Semnătura:

Arad, 18.12.2019

# DECLARAȚIE PE PROPRIA RĂSPUNDERE

ul <del>/a <i>Valeriu Beiu</i>, cadru, cetățean român, fiul/fiid</del> în localitatea	<del>ca</del> lui şi a	lui , :	născut <del>/ă</del> la
I, seria, numărul rivire la falsul în declaraț		revederile a	rt. 326 din
 zenta, pe propria răsp prevăzută de lege cu nic			,

Semnătura:

Arad, 18.12.2019

VALERIU BEIU PROFESSOR

#### **CONTACT**

#### **INFORMATION**

 "Aurel Vlaicu" University of Arad (UAV), Department of Mathematics & Computer Science Complex M, Str. Elena Dragoi nr. 2-4, 310330 Arad, Romania
 E-mail valeriu.beiu@uav.ro / valerbeiu@gmail.com

## SPECIALIZATION

# COMPUTER & ELECTRICAL ENGINEERING

- Bio-/brain-inspired nano-architectures (i.e., highly reliable & ultra low-power)
  - Advanced VLSI (low power, reliability enhanced gates/circuits, novel communication schemes)
  - Digital design (including threshold logic)
  - Circuit & VLSI complexity
  - Hardware implementations of neural networks (including constructive neural learning)
  - Biological/neural computations and communication (including massively parallel architectures)
  - Computer architectures and computer arithmetic

#### **BIO-SKETCH**

I graduated in 1980 from the Computer Science & Engineering Department of the University "Politehnica" of Bucharest (Romania) with a MSc thesis on high-speed graphic workstations (*Best MSc Thesis Award*). I researched, designed and developed ultra high-speed floating-point units (FPUs) and central processing units (CPUs) for two years while with the Research Institute for Computer Techniques, Bucharest (Romania). Returning to the University "Politehnica" of Bucharest, I became Assistant Professor (1983), and Senior Lecturer (1990), teaching, researching (computer architecture, VLSI design, digital circuits, artificial neural networks), and supervising (29 MSc theses).

In 1991, being awarded both a *Fulbright Research Fellowship* (USA) and a *PhD Scholarship* (Belgium), I went for the doctoral studies, and have been on leave of absence from the University "Politehnica" of Bucharest (till 2001).

- 11/1991 11/1994 PhD candidate with the Electrical Engineering Department, Katholieke Universiteit Leuven (Belgium), where in May 1994 I earned my *PhD summa cum laude* (*highest honors*) for a thesis on area- and time-efficient VLSI implementations of artificial neural networks using threshold logic gates.
- 12/1994 09/1996 Human Capital and Mobility Individual Research Fellow of the European Union with the Centre for Neural Networks, King's College London (UK), conducting research on programmable neural arrays.
- 10/1996 08/1998 Director's Postdoctoral Fellow with the Space and Atmospheric Sciences Division, Los Alamos
  National Laboratory (USA), investigating adaptive/reconfigurable field programmable neural arrays
  for deployable adaptive processing systems.
- 09/1998 05/2001 CTO and co-founder of RN2R LLC and Fellow of Rose Research (Dallas, USA), coordinating research on ultra-fast low-power VLSI enabling neural-inspired gates and circuits.

From June 2001 I became an Associate Professor with the School of Electrical Engineering & Computer Science, Washington State University, involved in teaching (VLSI/nanoelectronics, ASICs/FPGAs, neural computations, computer architecture), researching (low-power and highly reliable VLSI circuits, emerging biological-inspired nano-architectures), and supervising (1 PhD and 2 MSc). In March 2005 I was offered a visiting professor position with the School of Intelligent Systems, University of Ulster (Londonderry, UK), and in July 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU, AI Ain, UAE) as *Chair of Computer Engineering* (2005–2006), where in 2006 I was promoted to *Associate Dean for Research & Graduate Studies* (2006–2011) while also supervising (1 Postdoc and 2 MSc). Since Fall 2015 I joined "Aurel Vlaicu" University of Arad (UAV, Arad, Romania), where I started teaching in two graduate programs, advised 3 MSc, and leading a 2M€ research grant (2016–2020) while also supervising 2 PostDocs.

I am/was PI or co-PI on 44 grants/contracts *totaling over 51 M\$* (as well as PI on 96 short-term travel grants). The research results have been published or accepted for publication: 2 books (3 more in slow progress), 8 book chapters (7 invited), 11 patents, 38 journal papers (3 invited), and 207 conference papers (27 invited and 7 best paper awards); presented over 400 times (out of which over 200 invited keynote/tutorials/presentations); and cited 1575 times (excluding self-citations).

I have been a reviewer for the National Science Foundation (USA), the European Commission (EU), as well as for the science foundations of Romania, Belgium, Cyprus, Switzerland, UAE, as well as for many journals and conferences. I was an *Associate Editor* of the *IEEE Transactions on Neural Networks* (2005–2008), of the *IEEE Transactions on VLSI Systems* (2011–2015), and of the *Nano Communication Networks* (2010–2015). I have contributed to organizing over 120 international conferences and 11 invited workshops/sessions, chaired over 60 conference sessions, and I am a Senior Member of the IEEE since 1996 (in 1997 I was the Program Chairman of the IEEE Los Alamos Section), a founding member of the European Neural Network Society (ENNS), and a member of: the Association for Computing Machinery (ACM), the International Neural Network Society (INNS), the EU Marie Curie Fellowship Association (MCFA), and the American Nano Society (ANS). Additionally, I was a member of the SRC-NNI Working Group on Novel Nano-architectures (since 2003), the IEEE CS Task Force on Nano-architectures (since 2005), and the IEEE Emerging Technologies Group on Nanoscale Communications (since 2010).

ACCOMPLISHMENTS	"We know	what we are, but	know not what w	e may be."	<i>1</i> 0ii	lliam Shakespeare
DIRECTOR	• UAV	ВіоСеі	L-NANOART	Arad	Romania	2016-2020
ASSOCIATE DEAN CHAIR CE	• UAEU • UAEU	CIT CIT		Al Ain Al Ain	UAE UAE	2006 – 2011 2005 – 2006
FELLOWSHIPS	<ul> <li>Rose Rese</li> <li>Director's F</li> <li>Individual F</li> <li>Doctoral Ro</li> <li>Fulbright R</li> </ul>	PostDoc Fellow Research HCM F esearch Fellow	Fellow (EU)	Dallas, TX Los Alamos, NM London Leuven –	USA USA UK Belgium USA	1999 – 2001 1996 – 1998 1994 – 1996 1991 – 1994 1991
PHD SUMA CUM LAUDE				tain classes of Boo g) algorithms (sim		synthesis)
PUBLICATIONS	• Conference	pers (peer-review e papers (peer-rev excluding self-cita	riewed)	2 8 11 38 207 1575	7 invited 3 invited 27 invited & 7	(3 more in progress) (5 more in progress) (1 more in progress) (6 more in progress) best paper awards
CONTRACTS OVER 51 M\$	<ul><li>Research g</li><li>Short-term</li></ul>	rants/contracts travel grants		44 96		
TEACHING		VLSI/Nanoelectro ), PhD (1), MSc (		Computations, No.		puter Architecture J, 3 WSU, 29 UPB
RESEARCH RELATED ACTIVITIES	<ul><li>Associate</li><li>Associate</li></ul>	Belgium (2×) or: IEEE T. Nanot IEEE T. CAD,	), Cyprus (2×), Sv ech., IEEE T. Neur IEEE T. Design & T eural Nets., Neura 16)	A (8×), European vitzerland (2×), UA al Nets, IEEE T. Co est, IEEE T. VLSI, I Net. World, Neur Nano Communic IEEE Transaction	AE (12×), and R mp., IEEE T. Sys EEE Access, AC al Proc. Lett., Ele ation Networks s on VLSI Syste	omania (14×)  E. Man & Cyber.,  M J. Emerg. Tech.,  ectr. Lett., etc.  (Elsevier)  ms

Best paper awards	7	
<ul> <li>Invited sessions/workshops</li> </ul>	11	
Invited articles in journals	3	
<ul> <li>Invited keynote/plenary</li> </ul>	19	
Invited tutorials	18	
<ul> <li>Invited lectures/seminars</li> </ul>	49	
<ul> <li>Invited presentations (others)</li> </ul>	115	(out of which 46 to industry)
<ul> <li>Organized international conferences</li> </ul>	127	
Chaired sessions at international conferences	64	

#### **MEMBERSHIP**

 Institute of Electrical and Electronic Engineers IEEE (Senior Member since 1996), International Neural Network Society (INNS), European Neural Network Society (ENNS, founding member), Association for Computing Machinery (ACM), EU Marie Curie Fellowship Association (MCFA)

#### **MISCELLANEOUS**

- · Four Gold Medals (First Prize) at the National Physics Olympics
- Best MSc Thesis Award
- Expert of the European Artificial Neural Network Activity (DEANNA)
- Expert of the Romanian Academy of Sciences

# CURRENT RESEARCH

• My current research activities are focused on nano-architectures, my major aim being to strengthen cooperation on bio-/brain-inspired nano-architectures, promote education, and generate new funding opportunities. This endeavor is based on a wide international cooperation, as quite a large number of researchers are actively pursuing nano-architectural initiatives. My hope is that, through direct collaboration (special sessions, visits, grants, etc.), the number of experts joining such efforts will grow. The ultimate goal is to advance understanding of enabling architectures which would match novel devices and associated communication schemes, performing research starting from ultra-low power reliability-enhanced bio-/brain-inspired circuitry up to large scale systems.

EDUCATION	"Ability is of little i	account without opportunity."	/Va	apoleon Bi	onaparte
	POSTDOCTORAL				
1996 – 1998 1994 – 1996	<ul><li>LANL Director's Posto</li><li>EU Human Capital and</li></ul>	doctoral Fellow d Mobility (HCM) Individual Research Fello		Alamos Nat (ing's Colleg	
	PHD IN EE	SUMMA CUM LAUDE (HIGHEST HONORS)	KATHOLIEKE UN	IIVERSITEIT	LEUVEN
1994 MAY	• Thesis	Neural Networks Using Threshold Gates — of Their Area- and Time-Efficient VLSI Impl		nalysis	
1992 1991 1990	<ul><li>Specialization</li><li>PhD exam</li><li>PhD exam</li><li>PhD exam</li><li>PhD exam</li></ul>	Neural Networks (course) Parallel & Advanced Architectures Novel VLSI Structures Systolic & Neural Architectures Mathematical Complements	INST. UNIV. KU	UPB UPB UPB UPB UPB	Certif. 10/10 10/10 10/10 10/10
1989 May	- PhD entrance exam	VLSI Efficient Implementations of Parallel A	Architectures	UPB	10/10
	MSc in CE	BEST THESIS AWARD	UNIV. "POLITER	INICA" BUCI	HAREST
1980 JUNE 1979 DECEMBER	<ul><li>MSc Thesis</li><li>BSc in CE</li></ul>	High-Speed Graphic Parallel Accelerators	GPA 4.00/4.00 GPA 3.90/4.00		10/10 9.76/10
	BACCALAUREATE	FIRST PLACE	"Tudor Vianu	" COLLEGE (	of <b>IT</b>
1975 GRE FOUIV.	The Diploma of Bacca • Final examination (Ba	alaureate states that I am a <i>"programmer a</i> accalaureate)	nd software assi GPA 3.84/4.00	•	st" 9.60/10
1975	• First place (highest G	·	GPA 3.70/4.00		9.26/10

#### **ALMA MATERS**

# University "Politehnica" of Bucharest

 Founded in 1818, it is the largest technical university of Romania with over 28,000 students (www.upb.ro/en/). The Computer Science & Engineering Department (CSE) was founded in 1969 (cs.pub.ro/) by Prof. Mircea Petrescu.

# Katholieke Universiteit Leuven

Founded in 1425, is the oldest catholic university of Northern Europe, recognized for names like Erasmus, Mercator, and Vesalius (www.kuleuven.be/english/), is in the world's top 100 universities (45 in THE, 80 in QS – 2020 World University Rankings), and is the largest university in Belgium. The EE Department of was founded in 1900 (www.esat.kuleuven.be/index.en.php).

# King's College London

- Founded in 1829, is one of the larger and oldest of London (www.kcl.ac.uk), with about 23,000 students, and is in the world's top 100 universities (36 in THE, 33 in QS – 2020 World University Rankings). The Mathematics Department (www.kcl.ac.uk/nms/depts/mathematics/) has received the highest rating in the Research Assessment Exercise, being a 'center of excellence'. The Centre for Neural Networks was the coordinator of the European Neural Networks Network of Excellence.

#### **ADVISORS**

# Prof. Mircea Petrescu

Founder of the CSE Department, Vice-Provost, and Director of the Computer Center, State Secretary of the Government of Romania, as well as Visiting Professor at the University of California at Berkeley (USA) and at the University of Grenoble (France). He was Vice-President of the Romanian Academy of Technical Sciences and is an honorary member of the Romania Academy of Sciences. He has published more than 120 articles and 8 books. http://ro.wikipedia.org/wiki/Mircea Petrescu

# Prof. Joos Vandewalle

— Has been Vice-Dean, Visiting Professor at the University of California at Berkeley (USA), Chairman of the EE Department, and holder of the Francqui Chair on Neural Networks at the University of Liege (Belgium). He was elected Fellow IEEE in 1992, and Fellow IEE in 1998, and was the Vice-President for Region 8 of the IEEE Society on Circuits & Systems, and the coordinator of the Center for Neural Networks (Belgium). He has published over 600 articles and 18 books. http://www.esat.kuleuven.be/stadius/person.php?id=18

# Prof. John G. Taylor

- Has been Director of the Centre for Neural Networks and President of the International Neural Network Society. He has held positions at: Institute of Advanced Study, Princeton (USA); Institut des Hautes Etudes, Paris (France); Christ College, Cambridge (UK); Mathematics Institute, Oxford (UK); Physics Department, Southampton (UK); Queen Mary College, London (UK); Rutgers University, New Jersey (USA). He has published more than 400 articles and over 20 books. http://en.wikipedia.org/wiki/John G. Taylor

POSITIONS HELD	DATES	INSTITUTION	ADDRESS
PROFESSOR	• 09/2015 –	"Aurel Vlaicu" University Faculty of Exact Sciences	Str. Elena Dragoi nr. 2-4 RO-310330 Arad, Romania
Professor	08/2008 - 08/2015	UAE University	Maqam Campus, Bldg. E1
Associate Dean	08/2006 — 08/2011	College of IT	PO Box 15551, Al Ain, UAE
Chair CE	07/2005 — 08/2006		
Visiting	03/2005 - 08/2011	University of Ulster	Londonderry, UK
	07/2003 & 08/2004	Heinz Nixdorf Institute	Paderborn, Germany
	07/2002 & 04/2008	Los Alamos National Lab.	MS 319, Los Alamos
		Theoretical Division	NM 87545, USA
Associate	06/2001 - 06/2005	Washington State Univ.	Spokane 102, Pullman
Professor		School of EECS	WA 99164, USA

Co-founder •	05/1998 —	RN2R LLC	Merit Drv.12750, #1020
CTO/Fellow	09/1998 — 05/2001	Rose Research	Dallas, TX 75251, USA
Director's	10/1996 – 08/1998	Los Alamos National Lab.	MS D466, Los Alamos
PostDoc Fello	w	Division NIS	NM 87545, USA
EU HCM	12/1994 — 09/1996	King's College London	Strand, London
Res. Fellow		Centre for Neural Networks	WC2R 2LS, UK
Res. Fellow	05/1994 - 11/1994	Katholieke Univ. Leuven	Kasteelpark Arenberg 10
PhD cand.	11/1991 - 05/1994	EE Dept., ESAT-ACCA	Leuven, B-3001 Belgium
Co-founder • President	04/1990 — 04/1990 — 08/1991	SPRING Software Consult SRL	Blvd. Magheru 20, Bucharest RO-10721, Romania
Senior Lect.	01/1990 - 06/2001	Univ. "Politehnica" of	Spl. Independentei 313, Bucharest
Assist. Prof.	01/1983 - 12/1989	Bucharest, CSE Dept.	RO-10334, Romania
Senior Res.	09/1981 - 01/1983	Research Institute for	Cl. Floreasca 167/9, Bucharest
Res. Eng.	09/1980 - 08/1981	Computer Techniques	RO-14459, Romania

# TEACHING "D like to learn, but D don't like to be taught" Winston Churchill

I have been teaching/lecturing since 1981. Between 1981 and 1983 I have been teaching part time, while since 1983 I have been teaching full time in the Computer Science & Engineering (CSE) Department of the University "Politehnica" of Bucharest (UPB): Assistant Professor (1983–1990), and Senior Lecturer (1990–2001). Between 1984 and 1991 I supervised 29 MSc candidates. Between 2001 and 2005, I was with the School of Electrical Engineering & Computer Science (EECS), Washington State University (WSU), where I supervised two MSc and one PhD, and contributed to getting the ABET accreditation of the newly formed Computer Engineering program. In 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU), as well as visiting professor with the University of Ulster (UU). At UAEU I contributed to the ABET accreditation of the CIT, which started offering MSc in Fall 2013. That is why, since joining UAEU (in 2005), my graduate supervision has been limited to: invitations on 8 PhD evaluation committees, cosupervising 2 MSc, and advising 1 PostDoc. Since Fall 2015 I am involved with two graduate programs offered by the "Aurel Vlaicu" University of Arad (UAV) having advised 3 MSc, while currently I am supervising 2 PostDocs. Additionally, I have given 18 invited tutorials and 49 invited seminars/lectures.

	COURSES TAUGHT/DEVELOPED	SINCE	UPB	WSU	UAEU	UAV
UNDERGRADUATE	- Hardware Testing & Fault Tolerance	2013			UAEU	
	- Professional Responsibility in IT	2012			UAEU	
	<ul> <li>Advanced Computer Architecture</li> </ul>	2006			UAEU	
	<ul> <li>ASIC &amp; Digital Systems/VLSI Design</li> </ul>	2001		WSU	UAEU	
	<ul> <li>Introduction to Algorithms/Programming</li> </ul>	1984	UPB			UAV
	<ul> <li>Digital Computer Architecture</li> </ul>	1983	UPB		UAEU	
	- Analysis & Synthesis of Digital Circuits	1981	UPB		UAEU	
GRADUATE	- Neuro-Bio Fundamentals	2015				UAV
	<ul> <li>Research Methods in IT</li> </ul>	2011			UAEU	UAV
	<ul> <li>Advanced VLSI/Nanoelectronics</li> </ul>	2004		WSU		
	<ul> <li>Neural Computations</li> </ul>	2003		WSU		UAV
	<ul> <li>Neural Networks &amp; Applications</li> </ul>	1990	UPB	WSU		
	<ul> <li>VLSI Circuit Design &amp; Applications</li> </ul>	1983	UPB			UAV
	<ul> <li>Advanced Computer Architecture</li> </ul>	1983	UPB			
	<ul> <li>Testing &amp; Performance Evaluation</li> </ul>	1982	UPB			
STUDENTS EVALS.	• Constantly higher (avg. 4.65/5.00) than college	e (CIT 4.4	18/5.00)	and unive	ersity (UA	AEU 4.41/5.00)

		GRADUATE SUPERVISING	UAV (5), UAEU (3), WSU (3), UP	B (29)
2018	40 39 38 37	<ul> <li>Using Deep Learning for Data Analysis</li> <li>On the Reliability of Critical Networks</li> <li>3D Fibonacci Spirals</li> <li>Optimizing Two-terminal Networks Using Compositions</li> </ul>	Ionel Mazilu Dan-Cristian Pascu Beniamin-Otniel Voian Vlad Dragoi	MSc MSc MSc PostDoc
2017	36	<ul> <li>Hammock Networks and Generalizations</li> </ul>	Simon R. Cowell	PostDoc
2013	35 34	<ul> <li>Monte Carlo Analyses of XOR-2 in 22/16nm PTM (BITS P</li> <li>Monte Carlo Analyses of MAJ-3 in 22/16nm PTM (BITS P</li> </ul>		MSc MSc
2012	33	- Brain-inspired Interconnects for Nanoelectronics	Pietro Santagati	PostDoc
2004	32 31	<ul> <li>Design &amp; Analysis of SET: Neural-Inspired Gates &amp; Circuit</li> <li>Optimizing the Performance of Direct Digital Frequency</li> <li>Synthesizers for Low-Power Wireless Communication</li> </ul>	ts Mawahib H. Sulieman David Betowski	PhD MSc
2003	30	- Precise Sine Approximations with Reduced Resources	Pao-Szu Wu	MSc
1991	29	- Simulator for the Implied Minterm Structure	Simona Ivanov	MSc
1990	27 26 25 24 23 22 21	<ul> <li>Set of C Functions for Simulating Parallel Processes</li> <li>Graphic Interface for a Neural Network Simulator</li> <li>Microbusiness Software Package</li> <li>Neural Network Arithmetic Logic Unit</li> <li>VLSI Parallel Architecture for Histogram Modification</li> <li>Boltzmann Machine Simulator</li> <li>Neural Network Solutions to Optimization Problems</li> <li>Motion Detection Using Neural Networks</li> <li>Enhanced VLSI CAD Package</li> </ul>	Dinu Creteanu Dan Stoicescu Anca Costin Yousuf Basmark Aida Gheorghiu Mihaela Dumbrava Orest Robciuc Anca Sigala Daniel Mandu	MSc MSc MSc MSc MSc MSc MSc MSc MSc
1989	19 18 17	<ul> <li>Recognition of Characters Using Neural Networks</li> <li>Neural Network Medical Expert System</li> <li>VLSI Animated Lesson for PC</li> </ul>	Abdel Nehad Sima Gheorghita Şerban Benone	MSc MSc MSc
1988	16	- Neural Network Simulator	Sobhui Darwish	MSc
1987	15 14	- VLSI CAD Tool: Place & Route - VLSI CAD Tool: Interactive Layout	Anca Şerban Mariana Mirea	MSc MSc
1986	13 12 11	<ul> <li>Computer Interface for a Rotating Magnetic Head Unit</li> <li>CAD Tool for Digital Image Segmentation</li> <li>CAD Tool for Digital Image Enhancement</li> </ul>	Sorinel Ciobanu Cornelia Ciotînga Mihai Dinu	MSc MSc MSc
1985	9 8 7 6	<ul> <li>Systolic Floating Point Coprocessor: Multiplication &amp; Divis</li> <li>Systolic Floating Point Coprocessor: Addition &amp; Subtraction</li> <li>VLSI Ultra High-Speed Arithmetic Units</li> <li>Dedicated Serial Data Multiplier</li> <li>Systolic Circuits for Convolution</li> <li>A Study of Permutation Networks for VLSI Implementation</li> </ul>	on Liviu Zuzu Marius Ionescu Daniel Manica Anca Tanga	MSc MSc MSc MSc MSc MSc
1984	3	<ul> <li>VLSI Rule Checking Expert System</li> <li>High Speed Arithmetic Units</li> <li>Self-Testable RAM/CAM Memory</li> <li>Self-Testable &amp; Self-Repairable Correlation Circuit</li> </ul>	Manuela Anton Bianca Tudor Cristina Borş Irina Manole	MSc MSc MSc MSc

#### PLANS FOR COURSE DEVELOPMENT

#### **ADVANCED VLSI**/ Novel nano-devices, new design styles, reliability enhancements, and reconfigurable computing **NANOELECTRONICS** Examples http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241 s13/ http://www.cisl.columbia.edu/courses/spring-2002/ee6930/reader.html http://www.ece.unm.edu/~jimp/vlsill/index.html http://www.ece.utah.edu/~harrison/lpdocs/ [not active anymore] **ELECTRONIC** This course could precede ADVANCED VLSI/NANOELECTRONICS **NANOTECHNOLOGY** Examples https://nanohub.org/courses/NT http://www-2.cs.cmu.edu/afs/cs/academic/class/15849c-s02/www/schedule.htm http://www.eng.fsu.edu/~mpf/PhysLim/ **RECONFIGURABLE** Introduces 'future/beyond FPGA' based on nano-devices (http://www-2.cs.cmu.edu/~phoenix/). **COMPUTING** Examples http://www.ecs.umass.edu/ece/tessier/courses/636/index.html http://www.cs.cmu.edu/afs/cs.cmu.edu/academic/class/15828-s98/www/index.html **DIGITAL** Classic course bridging algorithms and hardware; could be based on the books of Ercegovac & Lang **COMPUTER** http://www.cs.ucla.edu/digital arithmetic/ and Koren http://www.ecs.umass.edu/ece/koren/arith/ **ARITHMETIC** http://web.cs.ucla.edu/~milos/CSM51A-W17-Syllabus.pdf Examples http://web.cs.ucla.edu/~milos/CS252A-S17-INTRODUCTION.pdf http://lap.epfl.ch/courses/ [PhD course "Computer Arithmetic" not available anymore] http://users-tima.imag.fr/cis/guyot/Cours/Oparithm/ [not active anymore] This course will go on to cover the digital-to-analog divide as well as parallel-and-neural computing **BIO-/BRAIN-INSPIRED** architectures, learning and the power-reliability-communication design tradeoffs http://www.ece.jhu.edu/~andreou/761/ & http://www.ece.jhu.edu/~andreou/762/ **COMPUTATIONS &** Examples http://seunglab.org/courses/ COMMUNICATIONS "Never lose a holy curiosity." RESEARCH Albert Einstein **EXPERIENCE** I was involved in research for over 40 years, holding management positions for over 20 years, and executive positions for more than 10 years. **EXPERTISE** My expertise encompasses a range of areas starting from circuit/VLSI complexity, going through information theory, optimization techniques, and neural computations, to advanced VLSI/ nanoelectronics and adaptive/reconfigurable circuits and systems. · I like to take abstract concepts for difficult but practical applications, turn them into efficient **INTERESTS** algorithms, and then design innovative VLSI circuits performing them optimally (e.g., at ultra-high speeds, with very low power/energy, highly reliable, etc.). I am extremely interested by emerging nanoelectronics and in particular by bio-/brain-inspired nano-architectures (massively parallel, adaptive/reconfigurable, fault-tolerant, using alternate communication schemes), and by their optimized designs inspired by arrays (e.g., biological/ion-channels, cellular, systolic). Advancing understanding of reliability for (classes of) two-terminal networks 2017 -**SIGNIFICANT** Generalizations of hammock nets to 3D (akin to axonal transport networks) 2017 -RESEARCH **RESULTS** Energetics of neural communication (over 10<sup>3</sup> × lower energy than CMOS) 2015 -• Reliability of hammock nets (over 10<sup>10</sup>× better than von Neumann multiplexing) (FIRST EVER) 2015 -

VALERIU BEIU | DECEMBER 2019 CURRICULUM VITAE | 7

Detailed & accurate Monte Carlo simulations using Predictive Technology Models

Highly reliable and low power CMOS circuits based on novel enabling sizing of transistors

Reported the best lower and upper bounds for consecutive-k-out-of-n systems

Analyzed Schmitt trigger gates/circuits (performances vs. applications)

Designed ultra low-power hybrid NEMS-CMOS circuits

2014

2014

2013 2013

2012

•	Low-power and highly reliable bio-inspired arrays for communication and computation	2010
•	Axon-inspired redundancy scheme (10 <sup>3</sup> × better than von Neumann multiplexing)	2009
•	Bayesian EDA tool for very accurate reliability estimates (devices, input vectors, wires)	2009
•	Introduced & evaluated NOR-2 von Neumann multiplexing	2010
•	Estimated wires' reliability due to intrinsic noises (shot, thermal)	2009
•	Used Rent rule to explain Brain's columnar structures (optimal hierarchical networks)	2007
•	Devices & input vectors are more important than gates (when evaluating reliability)	2007
•	Showed that serial connected architectures are optimal for nanoelectronics	2005
•	Designed and simulated single electron transistor gates & circuits considering variations	2005
•	Designed & simulated the largest single electron transistor circuit	2004
•	Exact calculations of the reliability of von Neumann multiplexing (gate-level)	2004
•	Proposed novel highly reliable and low-power locally connected architectures	2004
•	Highly accurate piecewise linear, non-linear, and hybrid ROM-less DDFS	2003
•	Noise-robust low power (self-timed, charge recycling, sub-threshold) perceptrons	2000
•	Designed ultra-high performance adders using Fibonacci-weighted threshold gates	1999
•	Showed that deeper & sparser artificial neural nets are VLSI-optimal	1997
•	The best/tightest circuit complexity bounds for feed-forward neural computations	1994
•	Proposed a continuous version of the Boltzmann machine	1992
•	Self-testable and self-repairable units are a must for VLSI	1984

#### HISTORY

1979 - 1989

- My research has been centered on digital VLSI, and in particular on: high-speed processing units
  (ALUs), smart memories (e.g., content addressable, set processing, hierarchical, self-testable),
  regular arrays (e.g., systolic, cellular). On these topics I have published about 20 papers. Since 1985
  I have started looking into neural networks. This shift of interest was clearly marked by the paper
  "From Systolic Arrays to Neural Networks," Scientific Annals of Al. I. Cuza Univ., 35(4):375–385,
  1989 (J<sub>3</sub>).
- 1985 1992
- I have been 'learning' about *neural networks*, publishing about their capabilities (for image enhancement and recognition), and delved into Boltzmann machines introducing the new concept of a *continuous Boltzmann machine* (C<sub>28</sub>). On these topics I have published about 10 papers.
- 1992 2002
- I have been working on hardware/VLSI implementations of threshold logic gates (perceptrons).

  On these topics I have published about 80 papers. This direction of research can be subdivided into:
  - constructive learning algorithms (equivalent to CAD/EDA synthesis, e.g., based on decomposition
    of functions, using the entropy of the data set, based on Kolmogorov's superpositions, etc.);
  - theoretical circuit/VLSI complexity issues;
  - hardware implementations (e.g., mapping onto FPGAs);
  - VLSI implementations (e.g., high-speed, low-power, reliability enhanced, noise immune).

**SINCE 2003** 

- I have been focusing on nano-architectures. On this topic I have published over 160 papers:
  - ultra low-power and reliability-enhanced (gates, circuits and systems);
  - from von Neumann multiplexing to novel array-based redundancy schemes (e.g., axon-inspired);
  - brain-inspired hierarchical optimal interconnect topologies/networks;
  - analyses of wires and alternate communication paradigms.

**RESULTS** 

Funded
 Published
 Published
 Invited
 Cited
 1575 times (excluding self-citations, hand counted and available upon request)

 Organized

 44 research grants/contracts, and 96 short-term travel grants
 51 M\$
 51 M\$

 51 M\$
 52 Conferences
 53 Eventations (out of which 46 to industry)
 64 Sessions chaired

	RESEARCH PROJECTS/GRANTS (AWARDED, DIRECTED, ETC.)		
In planning	- TBD [EU COST Action] — With S. Lazarova-Molnar (U Southern Denmark)	Co-PI	
p.cg	<ul> <li>EDA for NEMS and Reliability-Optimal CMOS-transistor Sizing (EDA-ROCS)</li> <li>With W. Ibrahim (UAEU), and TJ. King Liu (UC Berkeley)</li> </ul>	Co-PI	
	<ul> <li>Ultra Reliable Array-based Architectures for CMOS and Beyond (URA²)</li> <li>With L. Anghel (INP Grenoble), NanoSciences Foundation</li> </ul>	PI	1M€
	<ul> <li>Novel Biologically-inspired Architectures for nano-Devices (NBAD)</li> <li>With G. Fettweis (TU Dresden), EU ERC Advanced</li> </ul>	PI	3M€
2019	Short term travel grants (invited): ECC'19 (US\$ 300)		0.3K\$
2018	• Short term travel grants (invited): ICCCC'18 (US\$ 1000), S0FA'18 (US\$ 600)		1.6K\$
2016 – 2020 BioCell-NanoART	Novel Bio-inspired Cellular Nano-architectures     With VF. Duma (UAV), FD. Munteanu (UAV), C. Stoica (UAV),     P. Gaspar (UAV), V.E. Balas (UAV), M. Balas (UAV), A. Cavaco-Paulo (U Minho), L. Daus (UTC Bucharest)	PI -A1.1.3-E ı	9.3MRON nr. 30/2016
2016	<ul><li>Short term travel grants (invited): ICCCC'16 (US\$ 500), S0FA'16 (US\$ 500)</li><li>IEEE-NANO'16 (US\$ 1,000)</li></ul>		2K\$
2014 – 2016 ULP-DigiFinA	<ul> <li>ATIC-SRC Center of Excellence in Energy Efficient Electronic Systems (ACE<sup>4</sup>S)</li> <li>Task: Ultra-low Power Digital Sub-threshold FinFET Amplifiers</li> <li>Originally with G. Fettweis (TU Dresden) and M. Alioto (Natl. U Singapore)</li> <li>https://www.src.org/newsroom/press-release/2013/452/</li> </ul>	Co-PI SRC	35MAED GRC ACE⁴S
2013 – 2016 SECRET	<ul> <li>Strengthening Research Collaborations in High-impact and Emerging         Technologies between GCC and EU</li></ul>	Co-PI RA MUND	1.23M€ US-EMA22
2012 – 2015 SYMONE	<ul> <li>Synaptic Molecular Networks for Bio-inspired Information Processing With G. Wendin PI (Chalmers U), D. Vuillaume (CNRS-IEMN), J. Roncali (CNRS-MOLTECH), M. Calame (Basel U), S. Yitzchaik (HUJI), C. Gamrat (CEA), and G. Cuniberti (TU Dresden)</li> </ul>	Co-PI EU FP7-	2.81M€ ICT-318597
2012 – 2014	Unconventional Sizing for Enabling Low Power Digital Design	PI	200K\$
Use-LP	With M. Alioto (U Siena/Natl. U Singapore), A. Beg (UAEU), W. Ibrahim (UAEU), and F. Kharbash (UAEU)	SRC 20	12-TJ-2332
2011 – ULP-NBA	<ul> <li>Ultra Low-Power Application-specific Non-Boolean Architectures [Intel Co]</li> <li>With Intel PI, D. Hammerstrom (Portland State U), W. Porod (U Notre Dame),</li> <li>S.P. Levitan (U Pittsburgh), T. Shibata (U Tokyo), T. Roska (Hungarian Acad. Sci.), M. Pufall (NIST), D. Weistein (MIT), and M.R. Stan (U Virginia)</li> </ul>	Co-PI URO 20	1M\$ 011-05-24G
2011 – 2015	- Ultra Low Power NEMS-CMOS	PI	300K\$
ULP-NEMS-CMOS	With TJ.K. Liu (UC Berkeley), W. Ibrahim (UAEU), and A. Beg (UAEU)	SRC 201	1-HJ-2184
2011 – 2013	<ul> <li>Brain-inspired Interconnects for Nanoelectronics (BilN)</li> <li>With W. Ibrahim (UAEU) [UAE Natl. Res. Found.]</li> </ul>	PI NDE 1	586KAED 108-00451
2011 – 2013	- Algorithms & EDA for Accurate Nano-Circuits Reliability Calculations (CREDA <sup>2</sup> )  With W. Ibrahim PI (UAEU) [UAE Natl. Res. Found.]	Co-PI	506KAED 108-00329
2013	- Short term travel grants (invited): TUDresden (US\$ 7,000)	14111 1	7K\$
2012	- Short term travel grants (invited): EDCC'12 (US\$ 1,000)		1K\$
2011	<ul> <li>Short term travel grants (invited): IEEE-NANO'11 (US\$ 500), EU Brussels</li> <li>(US\$ 8,000), EU Paris (US\$ 5,000), NSF (US\$ 5,000), ATIC-SRC (US\$ 10,000)</li> </ul>		28.5K\$

2011 – 2012 2010	<ul> <li>Brain-inspired Hybrid Topologies for Nano-architectures [SRC 2011-RJ-2150G]</li> <li>Short term travel grants (invited): IDT'10 (US\$ 500), IJCNN'10 (US\$ 1,500), INC6 (US\$ 1,000), MEES'10 (US\$ 3,000)</li> </ul>	40K\$ 6K\$
2009 – 2011	Brain-inspired Interconnects for Nanoelectronics [British Council PMI2 RCGS271]	39KUK£
2009 [on hold]	- Emirates Center for Nanoscience & Nanoengineering [UAE Natl. Res. Found.] Co-P http://www.thenational.ae/news/uae-news/education/grant-aids-research-centres	
2009	<ul> <li>Short term travel grants (invited): EU (US\$ 7,000), U Oslo (US\$ 5,000), IEEE-NANO'09 (US\$ 1,000), ESSCIRC'09 (US\$ 1,500), NanoNet'09 (US\$ 1,000), WDSN'09 (US\$ 5,000)</li> </ul>	20.5K\$
2008	<ul> <li>Short term travel grants (invited): NSF (US\$ 5,000), LANL (US\$ 2,000), SAMOS</li> <li>VIII (US\$ 5,000), Tohoku U (US\$ 10,000), U Paris-Sud (US\$ 3,000), U Oslo (US\$ 5,000)</li> </ul>	33K\$
2007	<ul> <li>Short term travel grants (invited): NSF (US\$ 5,000), EU (US\$ 8,000), HP Labs (US\$ 6,000), FENA/UCLA (US\$ 1,000), ULSIWS'07 (US\$ 400), ISMVL'07 (US\$ 1,000), SHARCS'07 (US\$ 2,000), DTIS'07 (US\$ 3,000), DCIS'07 (US\$ 3,000), IECON'07 (US\$ 3,000), Tohoku U (US\$ 5,000), MWSCAS'07 (US\$ 1,000), IEEE-NANO'07 (US\$ 1,000), ICSPC'07 (US\$ 500), ICTRF'07 (US\$ 500), IDT'07 (US\$ 500), IWANN'07 (US\$ 5,000), NanoMaterials'07 (US\$ 500), Univ. Oslo (US\$ 5,000)</li> </ul>	51.4K\$
2006 – 2011	- Center for Excellence in Intelligent Systems [InvestNI, IDF and U Ulster] Co-P	20.4MUK£
	Center for Neural Inspired Nano Architectures (~1.8MUK£, 2007–2010)	
2007	Mapping the proxel method to reliability analysis of nanoarchitectures [UAEU]  Co-P	
2006	<ul><li>Short term travel grants (invited): NSF (US\$ 5,000), WNEC'06 (US\$ 2,500),</li><li>IDT'06 (US\$ 500), AICCSA'06 (US\$ 500)</li></ul>	8.5K\$
2006	<ul> <li>Investigation of the reliability of single electron technology gates &amp; circuits [UAEU] Co-P</li> </ul>	8KAED
2005	<ul> <li>Short term travel grants (invited): ICM'05 (US\$ 3,000), U Ulster (US\$ 9,000),</li> <li>SNB'05 (US\$ 3,000), IIT'05 (US\$ 1,000)</li> </ul>	16K\$
2005 – 2006	<ul> <li>Defect-tolerant high-performance low-power computing with hybrid CMOS</li> <li>molecular circuits [Advanced Research &amp; Development Agency, ARDA]</li> </ul>	100K\$
2004	<ul> <li>Short term travel grants (invited): ASAP'04 (US\$ 500), NGCM'04 (US\$ 1,000),</li> <li>IJCNN'04 (US\$ 500), Heinz Nixdorf Inst. (US\$ 1,500)</li> </ul>	3.5K\$
2003	<ul> <li>Short term travel grants (invited): MWSCAS'03 (US\$ 500), ICNNSP'03 (US\$ 500),</li> <li>NIPS'03 (US\$ 500), U Paderborn (US\$ 1,500), IJCNN'03 (US\$ 500), IWANN'03 (US\$ 500), NCI'03 (US\$ 500), Heinz Nixdorf Inst. (US\$ 2,000)</li> </ul>	6.5K\$
2002 – 2004	<ul> <li>Direct Digital Frequency Synthesizers (DDFSs) for reconfigurable communication Co-P systems. DDFSs have been investigated and implemented in silicon-on-insulator (SOI) and CMOS for space applications [Air Force Research Lab/CDADIC]</li> </ul>	250K\$
2002	<ul> <li>Short term travel grant (invited): LANL, Los Alamos (US\$ 5,000)</li> </ul>	5K\$
2001	<ul> <li>Short term travel grant (invited): Berkeley Wireless Research Center (US\$ 4,000)</li> </ul>	4K\$
2000 – 2003	<ul> <li>Conducting research on ultra-fast low-power floating point units (FPUs),</li> <li>with applications to graphic accelerators and gaming workstations [Rose Research]</li> </ul>	500K\$
2000 – 2003	<ul> <li>Evaluating/examining solutions for ultra-fast low-power en/decryption allowing for wire-speed (i.e., on-the-fly) crypto-processors [Rose Research]</li> </ul>	500K\$
1999 – 2005	<ul> <li>Pioneered FastLogic, an enabling VLSI technology based on novel ultra-fast logic gates, and a systematic design methodology for using them. Low-power was achieved by means of a novel self-timed power-down mechanisms, as well as differential (charge recycling) circuits. Several versions of FastLogic gates have been designed, simulated, tested, and patented (during 1999-2001). Ultra-low power sub-threshold versions have also been designed using an original cross-coupled adaptive body biasing scheme for boosting reliability. [Rose Research]</li> </ul>	3M\$
1999 – 2002	<ul> <li>Exploring alternatives and improving on ultra-fast low-power multiplication and multiply-accumulate with application to digital signal processing [Rose Research]</li> </ul>	I 1M\$

1999 1998 – 1999	<ul> <li>Short term travel grant (invited): AMS-SMM'99 (US\$ 500)</li> <li>Researched, analyzed and enhanced ultra-fast VLSI adders. The theoretical results</li> </ul>	: PI	0.5K\$ 500K\$
1998	obtained have been verified and patented. [Rose Research]  - Short term travel grants (invited): NC'98 (US\$ 500), CNRS-Paris (US\$ 1,000), PARELEC'98 (US\$ 500), EIS'98 (US\$ 1,000)		3K\$
1997	<ul> <li>Short term travel grants (invited): SBRN'97 (US\$ 5,000), IDIAP, Switzerland (US\$ 2,000), Heinz Nixdorf Inst. (US\$ 1,500), U Paris XII (US\$ 1,000), Royal Holloway U (US\$ 1,000), Oxford U (US\$ 1,000), NEuroTop'97 (US\$ 600)</li> </ul>		12.1K\$
1996 – 1998	- Field Programmable Neural Arrays (FPNAs) as a component of the Deployable Adaptive Processing Systems (DAPS) [Los Alamos National Lab]	PI	180K\$
1996	<ul><li>Short term travel grants (invited): ANITA'96 (US\$ 1,500), SBRN'96 (US\$ 2,500), AT'96 (US\$ 500)</li></ul>		4.5K\$
1995	<ul><li>Short term travel grants (invited): ADT'95 (US\$ 500)</li></ul>		0.5K\$
1994 – 1996	<ul> <li>Programmable Neural Arrays, Design &amp; VLSI Implementation of Neural Networks</li> <li>Using Threshold Gates [EU CHBICT941741]</li> </ul>	PI	440K\$
1994	<ul><li>Short term travel grants (invited): ConTl'94 (US\$ 300), EMCSR'94 (US\$ 300), RRCS'94 (US\$ 500)</li></ul>		1.1K\$
1993	<ul><li>Short term travel grants (invited): ROSYCS'93 (US\$ 300), ESSAN'93 (US\$ 600)</li></ul>		0.9K\$
1992	<ul><li>Short term travel grant (invited): EPFL (US\$ 500)</li></ul>		0.5K\$
1991	<ul><li>Short term travel grants (invited): ICIAM'91 (US\$ 1,500), ICANN'91 (US\$ 1,500)</li></ul>		3K\$
1990 – 1991	<ul> <li>Negotiated, won, managed, and coordinated SPRING Software Consult contracts</li> </ul>		
	» Dedicated En/Decryption and GUI [Ministry of National Defense]	PI	20K\$
	» CAD Training (lectures) [AVERSA SA]	PI	5K\$
	» Software Package for Microbusiness [Chemistry Research Institute]	Co-PI	10K\$
	» Data Acquisition CAD Package [Chemistry Research Institute]	PI	10K\$
4000	» PC Training (lectures) [Ministry of National Defense]	PI	5K\$
1990	- Short term travel grant (invited): PARCELLA'90 (US\$ 300)		0.3K\$
1988	<ul> <li>Dedicated watch-dog system: Feasibility study &amp; reliability analysis</li> <li>[Electrical Networks Institute]</li> </ul>	PI	50K\$
1987 – 1988	Studied and analyzed Prolog as a research tool for circuit simulations [UPB]	Co-PI	
1987	- Short term travel grant (invited): ComEuro'87 (US\$ 400)		0.4K\$
1987	Dedicated Database Package [National Information & Documentation Institute]	PI	50K\$
1987	- Hierarchical Self-testable and Self-repairable Content Addressable Memory [UPB]	PI	50K\$
1004 1007	- High Speed Antialiasing Cascadable Circuit [UPB]	PI	50K\$
1984 – 1987	- VLSI CAD Package (PC version) [UPB]	PI	100K\$
1002	Automatic Conical Ball Bearing Sorter [Bearings Factory Alexandria, now Koyo]      Mutual avaluation circuit (notated). [Bearings Factory Alexandria, now Koyo]	PI	100K\$
1983	Mutual exclusion circuit (patented) [Research Institute for Computer Techniques]  Floory disk interface [Research Institute for Computer Techniques]	PI	
1981 – 1982	<ul> <li>Floppy disk interface [Research Institute for Computer Techniques]</li> <li>Ultra high-speed floating point unit. New improved algorithms with innovations</li> </ul>	PI	
1901 – 1902	at the microprogramming level [Research Institute for Computer Techniques]	FI	
1981	Ultra high-speed highly reliable central processing unit with enhancements at	PI	
1301	the microprogramming level [Research Institute for Computer Techniques]		
1980	Involved in the final testing stages of the CE-100 computer (PDP equivalent)	Co-PI	
1979 – 1980	High speed graphic workstation: 1024×1024 with 16 intensities [UPB]	00-11	5K\$
1070 - 1000	20 MHz HP vectorial display and original CPU design (tested at 60 MHz)		σινψ
	» Three Best Paper Awards at the Students' Scientific Research Conference		
	» Best MSc Thesis Award for "innovations in workstation design"		
1977 – 1980	National Merit Scholarship [Ministry of Science & Education]		10K\$
	[		,

#### RESEARCH PARTICIPATED

1996 - 1998

- The Deployable Adaptive Processing Systems (DAPS) carried out at Los Alamos National Laboratory (LANL). This was a multi-faceted R&D program, developing algorithms and prototyping systems for real-time remote and autonomous processing of data gathered on land, in the air, or in space. Specified and designed neural-inspired adaptive algorithms and their mapping onto FPGAs.

1992 - 1994

1991

- VLSI-efficient threshold logic gates (Concerted Research Action of the Flemish Community).
- One of the experts of DEANNA (Data-base for European Artificial Neural Network Activity), an ESPRIT exploratory action led by JENNI (Joint European Neural Network Initiative).

#### OTHER RESEARCH RELATED ACTIVITIES

### 11 PATENTS

7 USA (2001-2003), 3 Taiwan (2002), 1 Romania (1984) — single author on all of them

# **ORGANIZED**

127 CONFERENCES • RRCS'94, ANITA'96, NEuroFuzzy'96, NeuroTop'97, SBRN'97, EIS'98, SOCO'99, EIS'00, SBRN'00, IWANN'03, NCI'03, IJCNN'04, IJCNN'05, NanoArch'05, IDT'06, IEEE-NANO'06, IEEE SoC'06, IJCNN'06, NanoArch'06, WSC-11, ICMENS'06, IDT'07, IIT'07, IEEE SoC'07, IJCNN'07, MCSoC'07, NanoArch'07, WSC-12, DCS'08, IDT'08, MIM-MMN'08, NanoArch'08, NDCS'08, VTS'08, WSC-13, DTIS'09, ICMLA'09, IJCNN'09, MIM-MMN'09, NanoArch'09, NanoNet'09, WSC-14, BCN'10, BIONETICS'10, ICTITA'10, IDT'10, MIM-MMN'10, MCSoC'10, NanoArch'10, NaNoNet'10, SBCCI'10, WAC'10, WSC-15, ICMLA'11, IDT'11, MIM-MMN'11, MoNaCom'11, NaBIC'11, NanoArch'11, SBCCI'11, ISIE'12, MIM-MMN'12, MoNaCom'12, NaBIC'12, NanoArch'12, OPTIM'12, SBCCI'12, WICT'12, WSC-16, DTIS'13, ICECS'13 (track chair), IDT'13, IIT'13, IJCNN'13, MIM-MMN'13, MoNaCom'13, NanoArch'13, SBCCl'13, VLSI-SoC'13, BICT'14, BioTL'14, DTIS'14, I4CT'14, ICECS'14 (track chair), ICNC'14, IIT'14 (chair), IDT'14, ISCAS'14, MIM-MMN'14, NanoArch'14, NanoCom'14, SBCCI'14, SSCI'14, WSC-18, DTIS'15, ECCTD'15, ICECS'15 (track chair), IDT'15, IJCNN'15, MIM-MMN'15, NaBIC'15, NanoArch'15, NanoCom'15, SBCCI'15, SSCI'15, DTIS'16, ICCCC'16, ICECS'16 (publicity chair), IDT'16, ISCAS'16, MIM-MMN'16, SETIT'16, SOFA'16, DTIS'17, ICLM'17, ISCAS'17, ISPACS'17, SoCPaR'17, ICCCC'18, ISREIE'18, DTIS'18, SETIT'18, SOFA'18, WSC'18, DTIS'19, ECC'19, DTIS'2020

# **64 SESSIONS** CHAIRED

 CSCS'93, ROSYCS'93, RRCS'94, ConTl'94, ADT'95, CSCS'95, IWANN'95, NeuroTop'97, CSCS'97, EANN'97, SOCO'97, EIS'98 (2 $\times$ ), PARELEC'98, NC'98, ISCAS'00, MWSCAS'00 (2 $\times$ ), NCI'03 (2 $\times$ ), IWANN'03, ICANN'03, SCS'03, IJCNN'03, NIPS'03 (2×), MWSCAS'03, IJCNN'04 (2×), IJCNN'05, IIT'05, VLSI-SoC'05, ICM'05, AICCSA'06 ( $2\times$ ), IIT'06, ISMVL'07, IWANN'07, IEEE-NAN0'07, DCIS'07, GCoE'07, ARC'08, GCoE'08, ISCAS'08, ARC'09, NanoNet'09, IDT'10, IEEE-NANO'11, EDCC'12, IEEE-NANO'12, DTIS'13, ICECS'13 (3 $\times$ ), IIT'14, ICCCC'16, SOFA'16 (2 $\times$ ), ISREIE'16, ICCCC'18, ISREIE'18, SOFA'18, ECC'19 (2×)

### **212 Invitations**

11 sessions/workshops, 19 plenary/keynote, 18 tutorials, 49 lectures, and 115 presentations

#### REVIEWER

- USA National Science Foundation (8× since 2002), EU European Commission (6× since 2007), Belgium (2005, 2009), Cyprus (2009, 2010), Switzerland (2006, 2008), UAE (12×), Romania (14×)
- Journals: IEEE T. Nano., Nanotech., J. Nanotech., ACM JETC, IEEE T. VLSI, IEEE T. CAS, IEEE T. Design & Test, IEEE T. CAD, IEEE T. Comp., IEEE T. Sys. Man & Cyber., Microelectr., Integr. VLSI J., Electr. Lett., J. VLSI, J. Circ. Th. & Appls., Solid State Electr., IEEE T. Neural Nets, Neural Nets., Neural Net. World, Neural Proc. Lett., Intl. J. Neural Syst., Microelectr. J., New J. Phys., Biol. Cyber.
- Conferences (besides those organized): ADT'95, IJCNN'03, IIT'05, IWANN'05, IIT'06, ISCAS'06, ICSPC'07, ISIE-07, ISCAS'07, VTS'07, IECON'08, ISCAS'08, IJCNN'08, IECON'09, ICMLA'09, IIT'09, ISIE'10, ISSCI'10, MWSCAS'10, Optim'10, ECCTD'11, IEEE-NANO'11, IIT'11, IJCNN'11, MoNaCom'11, ESANN'12, IDT'12, IIT'12, IJCNN'12, DTIS'13, ADVCIT'14, I4CT'14, IJCNN'14, ISCAS'15, WSC'15, MWSCAS'17, SoCPar'17, MWSCAS'18, MWSCAS'19
- Intl. Assoc. Sci. Tech. Dev. (IASTED), Intl. Soc. Mini & Microcomp. (ISMM), Intl. Comp. Sci. Conventions (ICSC), Natl. Info. & Documentation Inst. (INID)
- Books (5), PhD theses (13), MSc theses (6)

#### RESEARCH PLANS Winston Churchill "Success ... going from failure to failure with undiminished enthusiasm." Atto-Joule designs based on a novel enabling reliability-optimal sizing of arrays of transistors **SHORT TO M**EDIUM Practical (economical) fault-tolerant communication and computations (from devices and wires) **TERM** Designing in the reliability-power-delay realm for CMOS and beyond (SET, NEMS, molecular, hybrids) **LONG TERM** Bio-/brain-inspired nano-circuits/architectures for innovative information processing Designing innovative adaptive bio-/brain-inspired VLSI circuits and nano-architectures, allowing for **BIO-INSPIRED** low-power (near-threshold, mixed digital/analog, SET, molecular, and hybrids) and fault-tolerant **NANO-CIRCUIT** (novel device-level redundancy schemes) large scale array-based information processing systems. **ARCHITECTURES** HIGH LEVEL Biological computing blocks rely on a few bits, suggesting digit-wise computations in a base larger than two. Low-precision 'analog' blocks could be synthesized base on Kolmogorov's superposition. **AUTOMATIC SYNTHESIS** The outputs of 'analog' blocks should be combined by cyclic (i.e., with feedback) digital circuits. This could interface directly to analog inputs, and would merge memory with computations. Reliability calculations should start from devices and wires (not from gates), and modeling should ACCURATE EDA include device variations, defects, and noises. GREDA (Gate Reliability EDA) was developed for **ALGORITHMS** FOR RELIABILITY very accurate gate reliability estimates. GREDA's results were taken to the system level by CR-EDA<sup>2</sup> (Circuit Reliability EDA for Evaluating Design Alternatives). Both tools are Bayesian-based and consider input vectors, device variations, and noises. Lately, noises on wires and non-Gaussian distributions have been investigated jointly with novel (patentable) statistical design concepts. **APPLICATIONS SMART** An interesting application is represented by smart/associative memory. A content addressable **ASSOCIATIVE** memory (CAM) is looking for an exact match. Typical examples include: the cache and the virtual page addressing (microprocessors), and the address lookup (Internet servers). A bio-inspired **MEMORIES** associative memory relies on best-match, returning one or more matches sorted by a given metric. Advantages: could deal with missing data and errors, could generalize, etc. **HIGH-PERF** The plan here is to evaluate solutions for ultra-fast en/decryption allowing for wire-speed **EN/DECRYPTION** implementation of public-key (e.g., RSA, ECC) and symmetric key (e.g., AES) cryptosystems. **EN/DECODING** Algorithms for en/decoding (e.g., JPEG, MPEG, etc., based on FFT/DCT) should also be targeted. "Results! ... D know several thousand things that won't work." Thomas Edison **AWARDS** 3 VISITING 2015 Erasmus Mundus (Visiting Prof.) European Union (TU Dresden/CfAED) 2013 Erasmus Mundus (Nano Scholar) European Union (TU Dresden/CfAED) 2005 - 2011 Visiting Professor Ulster University (UK) **5** FELLOWSHIPS 1999 - 2001 Rose Research Fellowship Rose Research (USA) 0.1% 1.0% 1996 - 1998Director's Postdoctoral Fellowship Los Alamos National Laboratory (USA) 1994 - 1996 HCM Research Fellowship European Union (King's College London, UK) 0.1% 1993 - 1994Research Fellowship Concerted Research Action (Flemish Community)

VALERIU BEIU | DECEMBER 2019 CURRICULUM VITAE | 13

Fulbright Commission (USA)

Katholieke Universiteit Leuven (Belgium)

Ministry of Science & Education (Romania)

0.1%

1.0%

0.1%

1991

1991 - 1993

1975 - 1980

Fulbright Fellowship

2 SCHOLARSHIPS

Doctoral Scholarship

National Merit Scholarship

	OTHER RECOGNITIONS			
2018	Best Paper Award     IEEE ICCCC'2018	2.0%		
2016	Excellence Award  UAV	1.0%		
2009	Research Affairs Recognition Award UAEU	1.0%		
2009	Best Excellence in Scholarship Award UAEU, College of IT	2.0%		
2008	Best Paper Award     UAEU Annual Research Conference	1.0%		
2003	Two Patents     US PT0 (2)			
2002	• Six Patents US PTO (3), Taiwan PTO (3)			
2001	<ul> <li>US resident under extraordinary ability "VLSI implementations of neural networks"</li> </ul>			
2001	Two Patents     US PT0 (2)			
2000	Best Paper Award     IEEE CAS'2000	1.0%		
1996	Senior Member IEEE	8.0%		
1994	PhD summa cum laude     Katholieke Universiteit Leuven (Belgium)	5.0%		
1984	One Patent     Romanian PTO (1)			
1980	Best MSc Thesis Award     University "Politehnica" of Bucharest (Romania)	1.0%		
1980	Best Paper Awards (three times)     University "Politehnica" of Bucharest (Romania)	1.0%		
1977	Best Paper Awards (two times)     University "Politehnica" of Bucharest (Romania)	1.0%		
1975	Highest Award (at graduation)     National College of Informatics (Romania)	0.5%		
1971 – 1975	Gold Medal/First Prize (four times)     Romanian Physics Olympiad	0.1%		
A				
Additional	INFORMATION			
	Membership ————————————————————————————————————			
1999	Marie Curie Fellowship Association	MCFA		
	Association for Computing Machinery	ACM		
1992	<ul> <li>Senior Member (since 1996) Institute of Electrical and Electronics Engineering</li> </ul>	IEEE		
	- International Neural Network Society			
1991	- Founding Member European Neural Network Society			
	<ul> <li>Expert of the Romanian Academy of Science</li> </ul>			
1979	- Lions Club International (Centre International de Rencontres Universitaire) CII			
	Miscellaneous			
2017 – 2018	MEN CNATDCU (Ministry of Education Decree nr. 3991/06.06.2017)  Mem			
2013 – 2015	UAEU Promotion Advisory Group	Member		
2009 – 2015	AEU Mubadala Technology (previously ATIC) Advisory Board			
2013 – 2015	AEU Mubadala Technology (previously ATIC) Advisory Board Me CIT Promotion Committee			
2005 – 2013	CIT Promotion Committee (except 2007 – 2008)			
2014 – 2015	CIT Peer Evaluation of Teaching (PET) Committee	Member		
2010 – 2013	UAEU Council (representing CIT)	Member		
2008 – 2013	AEU Graduate Research Studies Board			
2008 – 2011	UAEU Graduate Council	Member		
2007 – 2009	UAEU Technical Task Force (inspecting and receiving the new CIT building)	Member		
2006 – 2010	UAEU Research Affairs Committee	Member		
2006 - 2007	AEU IT Receiving Committee			
2011 – 2013	CIT Research Committee			
2011 – 2012	CIT Graduate Program Committee			
2009 – 2011	CIT Graduate Program Committee			
2005 – 2011	CIT Research & Graduate Studies Committee			
2005 – 2008	CIT Laboratories & Equipment Committee			
2005 – 2006	CIT Recruitment Committee			

2006 - 2011 2006 - 2010 2006 - 2009 2006 - 2007 2005 - 2011 2005 - 2008	CIT Strategic Planning CIT Recruitment Comn CIT Honors Committee CIT Academic Perform CIT College Council CIT Curriculum Commi	nittee e nance Assessment Commit	tee			Member Member Member Member Member Member
2006 – 2009 2008 2007 2006 2005	• Established and leading Nano-ART = Nano Architectural Research Team External examiner for one PhD thesis (member of the examination committee) External examiner for four PhD theses (member of the examination committee) External examiner for one PhD thesis (member of the examination committee) External examiner HCT Men's College, Abu Dhabi (9 students, 4 projects) External examiner for one PhD thesis (member of the examination committee) External examiner for one PhD thesis (member of the examination committee)					
2001 – 2005 2001 – 2005 1998 – 2001 1997 – 1998 1985 – 1990 1987 JULY 1985 – 1990	<ul> <li>Member of the EECS Graduate Studies Committee</li> <li>Member of the Computer Engineering (Program) Committee</li> <li>International Computer Science Conventions/Academic Advisory Board</li> <li>Program Chairman of the IEEE Los Alamos Section</li> <li>Secretary of the MSc Examination Board</li> <li>Chair of the Students' National Computer Training Camp (Sinaia, Romania)</li> <li>Chair of the Students' Group for Scientific Computer Research</li> </ul>				WSU WSU ICSC LANL UPB UPB UPB	
2010 - 2016 2011 - 2015 2009 2005 - 2008 2005 2003	<ul> <li>Associate Editor IEEE Transactions on VLSI Systems</li> <li>Emerging Technologies Group on Nanoscale Communications</li> <li>Associate Editor IEEE Transactions on Neural Networks</li> <li>Task Force on Nano Architectures</li> </ul>				IEEE	
2019 reviews 2018 reviews 2017 reviews 2016 reviews 2015 reviews 2014 reviews 2013 reviews 2012 reviews 2011 reviews 2010 reviews 2009 reviews 2008 reviews 2006 reviews 2005 reviews []	(ongoing)  1 NSF - 1 NSF - 7 NSF 2 EU - 1 EU - 1 EU - 8 NSF 1 EU - 9 NSF 1 EU - 1 NSF - 1 NSF	2 Romania 3 Romania 9 Romania  1 Cypru 1 Belgium 1 Switzerland 1 Switzerland 1 Belgium		2 MSc 1 PhD 4 PhD 1 PhD 1 PhD 1 PhD	7 journals 17 journals 5 journals 2 journals 8 journals 30 journals 31 journals 14 journals 14 journals 15 journals 15 journals 5 journals	8 conferences 14 conferences 9 conferences 22 conferences 42 conferences 45 conferences 46 conferences 31 conferences 24 conferences 25 conferences 25 conferences 25 conferences 15 conferences 15 conferences 11 conferences

PUBLICATIONS	274	36 INVITED AND 7 B	EST PAPER AWARDS (BESIDES 50 OTHER COI	NFS. AND 67 TEC	H. REP.)		
CITED	1575		CLUDING SELF-CITATIONS) — UPON REQUEST	PUBLICATIONS	H INDEX		
OTTES		THE COURTED (EAC	ADDING SELL SIMILONS, SI SIN NEEDSES.	T OBLIGITIONS	HILLA		
~ 650	670/447	Web of Science (a	II/excluding self-citation all databases)	149	12		
	666	https://publons.com	n/researcher/2405210/valeriu-beiu/	143	12		
		http://www.researd	cherid.com/rid/F-7799-2015				
~1150	1159	Scopus	(all, i.e., including self-citations)	159	15		
		https://www.scopu	s.com/authid/detail.url?authorld=700486	5225			
			ıs.com/authid/detail.uri?authorld=572087	94980			
		http://orcid.org/000		176			
	1234	Semantic Scholar	(all, i.e., including self-citations)	220	71 HIC		
	774	•	nticscholar.org/author/Valeriu-Beiu/50582		42 HIC		
	446	=	nticscholar.org/author/VBeiu/49071642	89	28 HIC		
	14	https://www.semai	nticscholar.org/author/Beiu/66263354	5	3 HIC		
~2700		Google Scholar	(all, i.e., including self-citations)				
	2742	http://scholar.googl	e.com/citations?user=u_PrdFwAAAAJ	282	24		
	2667	Harzing Publish or F	Perish (all, i.e., including self-citations)	346	24		
LINKS	To a few	PUBLICATIONS / PRESE	NTATIONS				
2003 – 2015		· · · · · · · · · · · · · · · · · · ·	ration (list of publications) earch/?pr=webprod&query=Beiu				
2014	Bio-Inspired Designing with Arrays						
	CMOS Emerg. Tech. Res. CMOSETR'14, Grenoble, France, July 8, 2014						
	http://b	ooks.google.ca/book	s?id=0L3aAwAAQBAJ&pg=PA102				
2013	<ul> <li>Why Biolog</li> </ul>	y Can and Silicon Ca	n't				
			1, 2013, http://nano.tu-dresden.de/pages	/seminar_637.h	tml		
	nup://n	ano.tu-aresaen.ae/pt	ubs/slides_others/2013_07_11_Beiu.pdf				
2010		Trustworthy Wings of the Mysterious Butterflies					
			Grenoble, France, May 19, 2010 (http://inc	enano.org/)			
2010		spired Nano Intercon		0040			
			Nets. IJCNN'10, Barcelona, Spain, July 18	5, 2010			
	https://	- ·	onal-development/video-library	L			
			org/player/embed_play/130009/videowidt				

https://ieeetv.ieee.org/player/embed\_play/130008/videowidth

LINKS	RELATED TO VITA	
1971 – 1975	"Tudor Vianu" National College of Informatics	http://www.lbi.ro/
1975 – 1980	<ul> <li>University "Politehnica" of Bucharest         Faculty of Control &amp; Computers         CS&amp;E Department         MSc supervisor     </li> </ul>	http://www.upb.ro/en/ http://acs.pub.ro/en/ https://cs.pub.ro/ http://ro.wikipedia.org/wiki/Mircea_Petrescu
1980 – 1982	Research Institute for Computer Techniques	http://www.itc.ro/
1982 – 2001	<ul> <li>University "Politehnica" of Bucharest         Faculty of Control &amp; Computers         CS&amp;E Department     </li> </ul>	http://www.upb.ro/en/ http://acs.pub.ro/en/ https://cs.pub.ro/
1991 – 1994	<ul> <li>Katholieke Universiteit Leuven         <ul> <li>Faculty of Engineering</li> <li>EE Department (ESAT)</li> <li>PhD supervisor</li> </ul> </li> </ul>	http://www.kuleuven.be/english http://eng.kuleuven.be/en http://www.esat.kuleuven.be/en http://www.esat.kuleuven.be/stadius/person.php?id=18
1994 – 1996	<ul> <li>EU HCM Fellowship</li> <li>King's College London         School of Natural &amp; Mathematical Sciences         Department of Mathematics         Centre for Neural Networks         Scientific advisor     </li> </ul>	http://cordis.europa.eu/tmr/src/grants/chbi/chbig_ro.htm [old link; not active; archived in 2009] http://www.kcl.ac.uk/ http://www.kcl.ac.uk/nms/ http://www.kcl.ac.uk/nms/depts/mathematics/ http://www.mth.kcl.ac.uk/cnn/ [old link; not active] http://en.wikipedia.org/wiki/John_GTaylor
1996 – 1998	<ul> <li>Los Alamos National Laboratory         Nonproliferation &amp; International Security     </li> </ul>	http://www.lanl.gov/ http://nis-www.lanl.gov/ [old link; changed]
1998 – 2001	<ul> <li>RN2R/Rose Research LLC</li> </ul>	http://patents.justia.com/assignee/RN2RLLC.html
2001 – 2005	<ul> <li>Washington State University School of EE&amp;CS</li> </ul>	http://www.wsu.edu/ http://school.eecs.wsu.edu/
2005 – 2011	University of Ulster     Intelligent System Research Centre	http://www.ulster.ac.uk/ Updated (several times since 2005) https://www.ulster.ac.uk/research/institutes/compu ter-science/groups/intelligent-systems-research- centre
2005 –	<ul> <li>United Arab Emirates University</li> <li>College of Information Technology</li> </ul>	http://uaeu.ac.ae/en/ http://cit.uaeu.ac.ae/en/
2015 –	"Aurel Vlaicu" University of Arad	http://www.uav.ro/en/