VALERIU BEIU PROFESSOR

CONTACT

INFORMATION

 "Aurel Vlaicu" University of Arad (UAV), Department of Mathematics & Computer Science Complex M, Str. Elena Dragoi nr. 2-4, 310330 Arad, Romania
 E-mail valeriu.beiu@uav.ro / valerbeiu@gmail.com

SPECIALIZATION

COMPUTER & ELECTRICAL ENGINEERING

- Bio-/brain-inspired nano-architectures (i.e., highly reliable & ultra low-power)
 - Advanced VLSI (low power, reliability enhanced gates/circuits, novel communication schemes)
 - Digital design (including threshold logic)
 - Circuit & VLSI complexity
 - Hardware implementations of neural networks (including constructive neural learning)
 - Biological/neural computations and communication (including massively parallel architectures)
 - Computer architectures and computer arithmetic

BIO-SKETCH

I graduated in 1980 from the Computer Science & Engineering Department of the University "Politehnica" of Bucharest (Romania) with a MSc thesis on high-speed graphic workstations (*Best MSc Thesis Award*). I researched, designed and developed ultra high-speed floating-point units (FPUs) and central processing units (CPUs) for two years while with the Research Institute for Computer Techniques, Bucharest (Romania). Returning to the University "Politehnica" of Bucharest, I became Assistant Professor (1983), and Senior Lecturer (1990), teaching, researching (computer architecture, VLSI design, digital circuits, artificial neural networks), and supervising (29 MSc theses).

In 1991, being awarded both a *Fulbright Research Fellowship* (USA) and a *PhD Scholarship* (Belgium), I went for the doctoral studies, and have been on leave of absence from the University "Politehnica" of Bucharest (till 2001).

- 11/1991 11/1994 PhD candidate with the Electrical Engineering Department, Katholieke Universiteit Leuven (Belgium), where in May 1994 I earned my *PhD summa cum laude* (*highest honors*) for a thesis on area- and time-efficient VLSI implementations of artificial neural networks using threshold logic gates.
- 12/1994 09/1996 Human Capital and Mobility Individual Research Fellow of the European Union with the Centre for Neural Networks, King's College London (UK), conducting research on programmable neural arrays.
- 10/1996 08/1998 Director's Postdoctoral Fellow with the Space and Atmospheric Sciences Division, Los Alamos
 National Laboratory (USA), investigating adaptive/reconfigurable field programmable neural arrays
 for deployable adaptive processing systems.
- 09/1998 05/2001 CTO and co-founder of RN2R LLC and Fellow of Rose Research (Dallas, USA), coordinating research on ultra-fast low-power VLSI enabling neural-inspired gates and circuits.

From June 2001 I became an Associate Professor with the School of Electrical Engineering & Computer Science, Washington State University, involved in teaching (VLSI/nanoelectronics, ASICs/FPGAs, neural computations, computer architecture), researching (low-power and highly reliable VLSI circuits, emerging biological-inspired nano-architectures), and supervising (1 PhD and 2 MSc). In March 2005 I was offered a visiting professor position with the School of Intelligent Systems, University of Ulster (Londonderry, UK), and in July 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU, AI Ain, UAE) as *Chair of Computer Engineering* (2005–2006), where in 2006 I was promoted to *Associate Dean for Research & Graduate Studies* (2006–2011) while also supervising (1 Postdoc and 2 MSc). Since Fall 2015 I joined "Aurel Vlaicu" University of Arad (UAV, Arad, Romania), where I started teaching in two graduate programs, advised 3 MSc, and leading a 2M€ research grant (2016–2020) while also supervising 2 PostDocs.

I am/was PI or co-PI on 44 grants/contracts *totaling over 51 M\$* (as well as PI on 96 short-term travel grants). The research results have been published or accepted for publication: 2 books (3 more in slow progress), 8 book chapters (7 invited), 11 patents, 38 journal papers (3 invited), and 207 conference papers (27 invited and 7 best paper awards); presented over 400 times (out of which over 200 invited keynote/tutorials/presentations); and cited 1560 times (excluding self-citations).

I have been a reviewer for the National Science Foundation (USA), the European Commission (EU), as well as for the science foundations of Romania, Belgium, Cyprus, Switzerland, UAE, as well as for many journals and conferences. I was an *Associate Editor* of the *IEEE Transactions on Neural Networks* (2005–2008), of the *IEEE Transactions on VLSI Systems* (2011–2015), and of the *Nano Communication Networks* (2010–2015). I have contributed to organizing over 120 international conferences and 11 invited workshops/sessions, chaired over 60 conference sessions, and I am a Senior Member of the IEEE since 1996 (in 1997 I was the Program Chairman of the IEEE Los Alamos Section), a founding member of the European Neural Network Society (ENNS), and a member of: the Association for Computing Machinery (ACM), the International Neural Network Society (INNS), the EU Marie Curie Fellowship Association (MCFA), and the American Nano Society (ANS). Additionally, I was a member of the SRC-NNI Working Group on Novel Nano-architectures (since 2003), the IEEE CS Task Force on Nano-architectures (since 2005), and the IEEE Emerging Technologies Group on Nanoscale Communications (since 2010).

ACCOMPLISHMENTS	"We know what we	are, but know not what w	ve may be."	Wi	lliam Shakespeare
DIRECTOR	• UAV	BIOCELL-NANOART	Arad	Romania	2016 – 2020
ASSOCIATE DEAN CHAIR CE	• UAEU • UAEU	CIT CIT	Al Ain Al Ain	UAE UAE	2006 – 2011 2005 – 2006
FELLOWSHIPS	 Rose Research Director's PostDoc Individual Research Doctoral Research Fulbright Research 	Fellow Fellow HCM Fellow (EU) Fellow Fellow	Dallas, TX Los Alamos, NM London Leuven —	USA USA UK Belgium USA	1999 – 2001 1996 – 1998 1994 – 1996 1991 – 1994 1991
PHD SUMA CUM LAUDE		e/depth complexity for ce iendly constructive (learni			synthesis)
Publications	 Books Chapters Patents Journal papers (pee Conference papers Citations (excluding 	(peer-reviewed)	2 8 11 38 207 1560	7 invited 3 invited 27 invited & 7	(3 more in progress) (5 more in progress) (1 more in progress) (6 more in progress) best paper awards
CONTRACTS OVER 51 M\$	Research grants/coShort-term travel gr		44 96		
TEACHING	Advanced VLSI/NarPostDoc (3), PhD (1	noelectronics, ASIC, Neura), MSc (36)	al Computations, Ne 40		puter Architecture J, 3 WSU, 29 UPB
RESEARCH RELATED ACTIVITIES	• Reviewer for: IEEE IEEE	011 – 2015)	witzerland (2×), UA ral Nets, IEEE T. Co Test, IEEE T. VLSI, I	AE (12×), and R mp., IEEE T. Sys EEE Access, AC al Proc. Lett., El ation Networks s on VLSI Syste	Romania (14×) s. Man & Cyber., s.M J. Emerg. Tech., ectr. Lett., etc. (Elsevier)

Best paper awards	7	
 Invited sessions/workshops 	11	
Invited articles in journals	3	
 Invited keynote/plenary 	19	
Invited tutorials	18	
 Invited lectures/seminars 	49	
 Invited presentations (others) 	115	(out of which 46 to industry)
 Organized international conferences 	126	
Chaired sessions at international conferences	64	

MEMBERSHIP

 Institute of Electrical and Electronic Engineers IEEE (Senior Member since 1996), International Neural Network Society (INNS), European Neural Network Society (ENNS, founding member), Association for Computing Machinery (ACM), EU Marie Curie Fellowship Association (MCFA)

MISCELLANEOUS

- · Four Gold Medals (First Prize) at the National Physics Olympics
- Best MSc Thesis Award
- Expert of the European Artificial Neural Network Activity (DEANNA)
- Expert of the Romanian Academy of Sciences

CURRENT RESEARCH

• My current research activities are focused on nano-architectures, my major aim being to strengthen cooperation on bio-/brain-inspired nano-architectures, promote education, and generate new funding opportunities. This endeavor is based on a wide international cooperation, as quite a large number of researchers are actively pursuing nano-architectural initiatives. My hope is that, through direct collaboration (special sessions, visits, grants, etc.), the number of experts joining such efforts will grow. The ultimate goal is to advance understanding of enabling architectures which would match novel devices and associated communication schemes, performing research starting from ultra-low power reliability-enhanced bio-/brain-inspired circuitry up to large scale systems.

EDUCATION	"Ability is of little	account without opportunity."	No	poleon B	onaparte	
	POSTDOCTORAL					
1996 – 1998 1994 – 1996	 LANL Director's Postdoctoral Fellow EU Human Capital and Mobility (HCM) Individual Research Fellow 			Los Alamos National Lab King's College London		
	PHD IN EE	SUMMA CUM LAUDE (HIGHEST HONORS)	KATHOLIEKE UN	IIVERSITEIT	LEUVEN	
1994 MAY	• Thesis	Neural Networks Using Threshold Gates — of Their Area- and Time-Efficient VLSI Impl		nalysis		
1992 1991 1990	SpecializationPhD examPhD examPhD examPhD exam	Neural Networks (course) Parallel & Advanced Architectures Novel VLSI Structures Systolic & Neural Architectures Mathematical Complements	INST. UNIV. KU	UPB UPB UPB UPB UPB	Certif. 10/10 10/10 10/10 10/10	
1989 May	- PhD entrance exam	VLSI Efficient Implementations of Parallel A	Architectures	UPB	10/10	
	MSc IN CE	BEST THESIS AWARD	UNIV. "POLITER	INICA" BUC	HAREST	
1980 JUNE 1979 DECEMBER	MSc ThesisBSc in CE	High-Speed Graphic Parallel Accelerators	GPA 4.00/4.00 GPA 3.90/4.00		10/10 9.76/10	
	BACCALAUREATE	FIRST PLACE	"TUDOR VIANU	COLLEGE	OF IT	
107E ODE rouss	•	calaureate states that I am a "programmer a		-		
1975 GRE EQUIV. 1975	Final examination (EFirst place (highest	,	GPA 3.84/4.00 GPA 3.70/4.00		9.60/10 9.26/10	

ALMA MATERS

University "Politehnica" of Bucharest

 Founded in 1818, it is the largest technical university of Romania with over 28,000 students (www.upb.ro/en/). The Computer Science & Engineering Department (CSE) was founded in 1969 (cs.pub.ro/) by Prof. Mircea Petrescu.

Katholieke Universiteit Leuven

Founded in 1425, is the oldest catholic university of Northern Europe, recognized for names like Erasmus, Mercator, and Vesalius (www.kuleuven.be/english/), is in the world's top 100 universities (45 in THE, 80 in QS – 2020 World University Rankings), and is the largest university in Belgium. The EE Department of was founded in 1900 (www.esat.kuleuven.be/index.en.php).

King's College London

- Founded in 1829, is one of the larger and oldest of London (www.kcl.ac.uk), with about 23,000 students, and is in the world's top 100 universities (36 in THE, 33 in QS – 2020 World University Rankings). The Mathematics Department (www.kcl.ac.uk/nms/depts/mathematics/) has received the highest rating in the Research Assessment Exercise, being a 'center of excellence'. The Centre for Neural Networks was the coordinator of the European Neural Networks Network of Excellence.

ADVISORS

Prof. Mircea Petrescu

Founder of the CSE Department, Vice-Provost, and Director of the Computer Center, State Secretary of the Government of Romania, as well as Visiting Professor at the University of California at Berkeley (USA) and at the University of Grenoble (France). He was Vice-President of the Romanian Academy of Technical Sciences and is an honorary member of the Romania Academy of Sciences. He has published more than 120 articles and 8 books. http://ro.wikipedia.org/wiki/Mircea Petrescu

Prof. Joos Vandewalle

- Has been Vice-Dean, Visiting Professor at the University of California at Berkeley (USA), Chairman of the EE Department, and holder of the Francqui Chair on Neural Networks at the University of Liege (Belgium). He was elected Fellow IEEE in 1992, and Fellow IEE in 1998, and was the Vice-President for Region 8 of the IEEE Society on Circuits & Systems, and the coordinator of the Center for Neural Networks (Belgium). He has published over 600 articles and 18 books. http://www.esat.kuleuven.be/stadius/person.php?id=18

Prof. John G. Taylor

- Has been Director of the Centre for Neural Networks and President of the International Neural Network Society. He has held positions at: Institute of Advanced Study, Princeton (USA); Institut des Hautes Etudes, Paris (France); Christ College, Cambridge (UK); Mathematics Institute, Oxford (UK); Physics Department, Southampton (UK); Queen Mary College, London (UK); Rutgers University, New Jersey (USA). He has published more than 400 articles and over 20 books. http://en.wikipedia.org/wiki/John G. Taylor

POSITIONS HELD	DATES	INSTITUTION	ADDRESS
PROFESSOR	• 09/2015 –	"Aurel Vlaicu" University Faculty of Exact Sciences	Str. Elena Dragoi nr. 2-4 RO-310330 Arad, Romania
Professor	08/2008 - 08/2015	UAE University	Maqam Campus, Bldg. E1
Associate Dean	08/2006 - 08/2011	College of IT	PO Box 15551, Al Ain, UAE
Chair CE	07/2005 — 08/2006		
Visiting	03/2005 - 08/2011	University of Ulster	Londonderry, UK
	07/2003 & 08/2004	Heinz Nixdorf Institute	Paderborn, Germany
	07/2002 & 04/2008	Los Alamos National Lab.	MS 319, Los Alamos
		Theoretical Division	NM 87545, USA
Associate	06/2001 - 06/2005	Washington State Univ.	Spokane 102, Pullman
Professor		School of EECS	WA 99164, USA

Co-founder • CTO/Fellow	05/1998 —	RN2R LLC	Merit Drv.12750, #1020
	09/1998 — 05/2001	Rose Research	Dallas, TX 75251, USA
Director's	10/1996 – 08/1998	Los Alamos National Lab.	MS D466, Los Alamos
PostDoc Fello	ow	Division NIS	NM 87545, USA
EU HCM	12/1994 — 09/1996	King's College London	Strand, London
Res. Fellow		Centre for Neural Networks	WC2R 2LS, UK
Res. Fellow	05/1994 — 11/1994	Katholieke Univ. Leuven	Kasteelpark Arenberg 10
PhD cand.	11/1991 — 05/1994	EE Dept., ESAT-ACCA	Leuven, B-3001 Belgium
Co-founder • President	04/1990 — 04/1990 — 08/1991	SPRING Software Consult SRL	Blvd. Magheru 20, Bucharest RO-10721, Romania
Senior Lect.	01/1990 - 06/2001	Univ. "Politehnica" of	Spl. Independentei 313, Bucharest
Assist. Prof.	01/1983 - 12/1989	Bucharest, CSE Dept.	RO-10334, Romania
Senior Res.	09/1981 - 01/1983	Research Institute for	Cl. Floreasca 167/9, Bucharest
Res. Eng.	09/1980 - 08/1981	Computer Techniques	RO-14459, Romania

TEACHING "D like to learn, but D don't like to be taught" Winston Churchill

I have been teaching/lecturing since 1981. Between 1981 and 1983 I have been teaching part time, while since 1983 I have been teaching full time in the Computer Science & Engineering (CSE) Department of the University "Politehnica" of Bucharest (UPB): Assistant Professor (1983–1990), and Senior Lecturer (1990–2001). Between 1984 and 1991 I supervised 29 MSc candidates. Between 2001 and 2005, I was with the School of Electrical Engineering & Computer Science (EECS), Washington State University (WSU), where I supervised two MSc and one PhD, and contributed to getting the ABET accreditation of the newly formed Computer Engineering program. In 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU), as well as visiting professor with the University of Ulster (UU). At UAEU I contributed to the ABET accreditation of the CIT, which started offering MSc in Fall 2013. That is why, since joining UAEU (in 2005), my graduate supervision has been limited to: invitations on 8 PhD evaluation committees, cosupervising 2 MSc, and advising 1 PostDoc. Since Fall 2015 I am involved with two graduate programs offered by the "Aurel Vlaicu" University of Arad (UAV) having advised 3 MSc, while currently I am supervising 2 PostDocs. Additionally, I have given 18 invited tutorials and 46 invited seminars/lectures.

	COURSES TAUGHT/DEVELOPED	SINCE	UPB	WSU	UAEU	UAV
UNDERGRADUATE	- Hardware Testing & Fault Tolerance	2013			UAEU	
	- Professional Responsibility in IT	2012			UAEU	
	 Advanced Computer Architecture 	2006			UAEU	
	 ASIC & Digital Systems/VLSI Design 	2001		WSU	UAEU	
	 Introduction to Algorithms/Programming 	1984	UPB			UAV
	 Digital Computer Architecture 	1983	UPB		UAEU	
	 Analysis & Synthesis of Digital Circuits 	1981	UPB		UAEU	
GRADUATE	- Neuro-Bio Fundamentals	2015				UAV
	 Research Methods in IT 	2011			UAEU	UAV
	 Advanced VLSI/Nanoelectronics 	2004		WSU		
	 Neural Computations 	2003		WSU		UAV
	 Neural Networks & Applications 	1990	UPB	WSU		
	 VLSI Circuit Design & Applications 	1983	UPB			UAV
	 Advanced Computer Architecture 	1983	UPB			
	- Testing & Performance Evaluation	1982	UPB			
STUDENTS EVALS.	• Constantly higher (avg. 4.65/5.00) than college	e (CIT 4.4	18/5.00)	and unive	ersity (UA	AEU 4.41/5.00)

		GRADUATE SUPERVISING	JAV (5), UAEU (3), WSU (3), UP	B (29)
2018	40 39 38 37	 Using Deep Learning for Data Analysis On the Reliability of Critical Networks 3D Fibonacci Spirals Optimizing Two-terminal Networks Using Compositions 	Ionel Mazilu Dan-Cristian Pascu Beniamin-Otniel Voian Vlad Dragoi	MSc MSc MSc PostDoc
2017	36	 Hammock Networks and Generalizations 	Simon R. Cowell	PostDoc
2013	35 34	 Monte Carlo Analyses of XOR-2 in 22/16nm PTM (BITS P Monte Carlo Analyses of MAJ-3 in 22/16nm PTM (BITS P 		MSc MSc
2012	33	- Brain-inspired Interconnects for Nanoelectronics	Pietro Santagati	PostDoc
2004	32 31	 Design & Analysis of SET: Neural-Inspired Gates & Circuit Optimizing the Performance of Direct Digital Frequency Synthesizers for Low-Power Wireless Communication 	s Mawahib H. Sulieman David Betowski	PhD MSc
2003	30	- Precise Sine Approximations with Reduced Resources	Pao-Szu Wu	MSc
1991	29	- Simulator for the Implied Minterm Structure	Simona Ivanov	MSc
1990	27 26 25 24 23 22 21	 Set of C Functions for Simulating Parallel Processes Graphic Interface for a Neural Network Simulator Microbusiness Software Package Neural Network Arithmetic Logic Unit VLSI Parallel Architecture for Histogram Modification Boltzmann Machine Simulator Neural Network Solutions to Optimization Problems Motion Detection Using Neural Networks Enhanced VLSI CAD Package 	Dinu Creteanu Dan Stoicescu Anca Costin Yousuf Basmark Aida Gheorghiu Mihaela Dumbrava Orest Robciuc Anca Sigala Daniel Mandu	MSc MSc MSc MSc MSc MSc MSc MSc MSc
1989	19 18 17	 Recognition of Characters Using Neural Networks Neural Network Medical Expert System VLSI Animated Lesson for PC 	Abdel Nehad Sima Gheorghita Şerban Benone	MSc MSc MSc
1988	16	- Neural Network Simulator	Sobhui Darwish	MSc
1987	15 14	- VLSI CAD Tool: Place & Route - VLSI CAD Tool: Interactive Layout	Anca Şerban Mariana Mirea	MSc MSc
1986	13 12 11	 Computer Interface for a Rotating Magnetic Head Unit CAD Tool for Digital Image Segmentation CAD Tool for Digital Image Enhancement 	Sorinel Ciobanu Cornelia Ciotînga Mihai Dinu	MSc MSc MSc
1985	9 8 7 6	 Systolic Floating Point Coprocessor: Multiplication & Divis Systolic Floating Point Coprocessor: Addition & Subtraction VLSI Ultra High-Speed Arithmetic Units Dedicated Serial Data Multiplier Systolic Circuits for Convolution A Study of Permutation Networks for VLSI Implementation 	on Liviu Zuzu Marius Ionescu Daniel Manica Anca Tanga	MSc MSc MSc MSc MSc MSc
1984	3	 VLSI Rule Checking Expert System High Speed Arithmetic Units Self-Testable RAM/CAM Memory Self-Testable & Self-Repairable Correlation Circuit 	Manuela Anton Bianca Tudor Cristina Borş Irina Manole	MSc MSc MSc MSc

PLANS FOR COURSE DEVELOPMENT

ADVANCED VLSI/ Novel nano-devices, new design styles, reliability enhancements, and reconfigurable computing **NANOELECTRONICS** Examples http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241 s13/ http://www.cisl.columbia.edu/courses/spring-2002/ee6930/reader.html http://www.ece.unm.edu/~jimp/vlsill/index.html http://www.ece.utah.edu/~harrison/lpdocs/ [not active anymore] **ELECTRONIC** This course could precede ADVANCED VLSI/NANOELECTRONICS **NANOTECHNOLOGY** Examples https://nanohub.org/courses/NT http://www-2.cs.cmu.edu/afs/cs/academic/class/15849c-s02/www/schedule.htm http://www.eng.fsu.edu/~mpf/PhysLim/ **RECONFIGURABLE** Introduces 'future/beyond FPGA' based on nano-devices (http://www-2.cs.cmu.edu/~phoenix/). **COMPUTING** Examples http://www.ecs.umass.edu/ece/tessier/courses/636/index.html http://www.cs.cmu.edu/afs/cs.cmu.edu/academic/class/15828-s98/www/index.html **DIGITAL** Classic course bridging algorithms and hardware; could be based on the books of Ercegovac & Lang **COMPUTER** http://www.cs.ucla.edu/digital arithmetic/ and Koren http://www.ecs.umass.edu/ece/koren/arith/ **ARITHMETIC** http://web.cs.ucla.edu/~milos/CSM51A-W17-Syllabus.pdf Examples http://web.cs.ucla.edu/~milos/CS252A-S17-INTRODUCTION.pdf http://lap.epfl.ch/courses/ [PhD course "Computer Arithmetic" not available anymore] http://users-tima.imag.fr/cis/guyot/Cours/Oparithm/ [not active anymore] This course will go on to cover the digital-to-analog divide as well as parallel-and-neural computing **BIO-/BRAIN-INSPIRED** architectures, learning and the power-reliability-communication design tradeoffs http://www.ece.jhu.edu/~andreou/761/ & http://www.ece.jhu.edu/~andreou/762/ **COMPUTATIONS &** Examples http://seunglab.org/courses/ COMMUNICATIONS "Never lose a holy curiosity." RESEARCH Albert Einstein **EXPERIENCE** I was involved in research for over 40 years, holding management positions for over 20 years, and executive positions for more than 10 years. **EXPERTISE** My expertise encompasses a range of areas starting from circuit/VLSI complexity, going through information theory, optimization techniques, and neural computations, to advanced VLSI/ nanoelectronics and adaptive/reconfigurable circuits and systems. · I like to take abstract concepts for difficult but practical applications, turn them into efficient **INTERESTS** algorithms, and then design innovative VLSI circuits performing them optimally (e.g., at ultra-high speeds, with very low power/energy, highly reliable, etc.). I am extremely interested by emerging nanoelectronics and in particular by bio-/brain-inspired nano-architectures (massively parallel, adaptive/reconfigurable, fault-tolerant, using alternate communication schemes), and by their optimized designs inspired by arrays (e.g., biological/ion-channels, cellular, systolic). Advancing understanding of reliability for (classes of) two-terminal networks 2017 -**SIGNIFICANT** Generalizations of hammock nets to 3D (akin to axonal transport networks) 2017 -RESEARCH **RESULTS** Energetics of neural communication (over 10³ × lower energy than CMOS) 2015 -• Reliability of hammock nets (over 10¹⁰× better than von Neumann multiplexing) (FIRST EVER) 2015 -

VALERIU BEIU | OCTOBER 2019 CURRICULUM VITAE | 7

Detailed & accurate Monte Carlo simulations using Predictive Technology Models

Highly reliable and low power CMOS circuits based on novel enabling sizing of transistors

Reported the best lower and upper bounds for consecutive-k-out-of-n systems

Analyzed Schmitt trigger gates/circuits (performances vs. applications)

Designed ultra low-power hybrid NEMS-CMOS circuits

2014

2014

2013 2013

2012

•	Low-power and highly reliable bio-inspired arrays for communication and computation	2010
•	Axon-inspired redundancy scheme (10 ³ × better than von Neumann multiplexing)	2009
•	Bayesian EDA tool for very accurate reliability estimates (devices, input vectors, wires)	2009
•	Introduced & evaluated NOR-2 von Neumann multiplexing	2010
•	Estimated wires' reliability due to intrinsic noises (shot, thermal)	2009
•	Used Rent rule to explain Brain's columnar structures (optimal hierarchical networks)	2007
•	Devices & input vectors are more important than gates (when evaluating reliability)	2007
•	Showed that serial connected architectures are optimal for nanoelectronics	2005
•	Designed and simulated single electron transistor gates & circuits considering variations	2005
•	Designed & simulated the largest single electron transistor circuit	2004
•	Exact calculations of the reliability of von Neumann multiplexing (gate-level)	2004
•	Proposed novel highly reliable and low-power locally connected architectures	2004
•	Highly accurate piecewise linear, non-linear, and hybrid ROM-less DDFS	2003
•	Noise-robust low power (self-timed, charge recycling, sub-threshold) perceptrons	2000
•	Designed ultra-high performance adders using Fibonacci-weighted threshold gates	1999
•	Showed that deeper & sparser artificial neural nets are VLSI-optimal	1997
•	The best/tightest circuit complexity bounds for feed-forward neural computations	1994
•	Proposed a continuous version of the Boltzmann machine	1992
•	Self-testable and self-repairable units are a must for VLSI	1984

HISTORY

1979 - 1989

- My research has been centered on digital VLSI, and in particular on: high-speed processing units (ALUs), smart memories (e.g., content addressable, set processing, hierarchical, self-testable), regular arrays (e.g., systolic, cellular). On these topics I have published about 20 papers. Since 1985 I have started looking into neural networks. This shift of interest was clearly marked by the paper "From Systolic Arrays to Neural Networks," Scientific Annals of Al. I. Cuza Univ., 35(4):375–385, 1989 (J₃).
- 1985 1992
- I have been 'learning' about *neural networks*, publishing about their capabilities (for image enhancement and recognition), and delved into Boltzmann machines introducing the new concept of a *continuous Boltzmann machine* (C₂₈). On these topics I have published about 10 papers.
- 1992 2002
- I have been working on hardware/VLSI implementations of threshold logic gates (perceptrons).

 On these topics I have published about 80 papers. This direction of research can be subdivided into:
 - constructive learning algorithms (equivalent to CAD/EDA synthesis, e.g., based on decomposition
 of functions, using the entropy of the data set, based on Kolmogorov's superpositions, etc.);
 - theoretical circuit/VLSI complexity issues;
 - hardware implementations (e.g., mapping onto FPGAs);
 - VLSI implementations (e.g., high-speed, low-power, reliability enhanced, noise immune).

SINCE 2003

- I have been focusing on nano-architectures. On this topic I have published over 160 papers:
 - ultra low-power and reliability-enhanced (gates, circuits and systems);
 - from von Neumann multiplexing to novel array-based redundancy schemes (e.g., axon-inspired);
 - brain-inspired hierarchical optimal interconnect topologies/networks;
 - analyses of wires and alternate communication paradigms.

RESULTS

Funded
 Published
 Invited
 Cited
 44 research grants/contracts, and 96 short-term travel grants
 51 M\$
 51 M\$
 51 M\$
 19 keynotes, 8 chapters, 11 patents, 38 journals, 207 conferences
 19 keynotes, 18 tutorials, 49 lectures, 115 presentations (out of which 46 to industry)
 1560 times (excluding self-citations, hand counted and available upon request)

Organized 126 conferences, 64 sessions chaired

	Decrees and response (assume the same and th		
la alausias	RESEARCH PROJECTS/GRANTS (AWARDED, DIRECTED, ETC.)	Co DI	
In planning	- TBD [EU COST Action] — With S. Lazarova-Molnar (U Southern Denmark)	Co-PI	
	 EDA for NEMS and Reliability-Optimal CMOS-transistor Sizing (EDA-ROCS) With W. Ibrahim (UAEU), and TJ. King Liu (UC Berkeley) 	Co-PI	
	 Ultra Reliable Array-based Architectures for CMOS and Beyond (URA²) With L. Anghel (INP Grenoble), NanoSciences Foundation 	PI	1M€
	 Novel Biologically-inspired Architectures for nano-Devices (NBAD) With G. Fettweis (TU Dresden), EU ERC Advanced 	PI	3M€
2019	Short term travel grants (invited): ECC'19 (US\$ 300)		0.3K\$
2018	• Short term travel grants (invited): ICCCC'18 (US\$ 1000), S0FA'18 (US\$ 600)		1.6K\$
2016 – 2020 BioCell-NanoART	 Novel Bio-inspired Cellular Nano-architectures With VF. Duma (UAV), FD. Munteanu (UAV), C. Stoica (UAV), P. Gaspar (UAV), V.E. Balas (UAV), M. Balas (UAV), A. Cavaco-Paulo (U Minho), L. Daus (UTC Bucharest) 	PI -A1.1.3-E r	9.3MRON nr. 30/2016
2016	Short term travel grants (invited): ICCCC'16 (US\$ 500), S0FA'16 (US\$ 500)IEEE-NANO'16 (US\$ 1,000)		2K\$
2014 – 2016 ULP-DigiFinA	 ATIC-SRC Center of Excellence in Energy Efficient Electronic Systems (ACE⁴S) Task: Ultra-low Power Digital Sub-threshold FinFET Amplifiers Originally with G. Fettweis (TU Dresden) and M. Alioto (Natl. U Singapore) https://www.src.org/newsroom/press-release/2013/452/ 	Co-PI SRC (35MAED GRC ACE⁴S
2013 – 2016 SECRET	 Strengthening Research Collaborations in High-impact and Emerging Technologies between GCC and EU	Co-PI RA MUND	1.23M€ US-EMA22
2012 – 2015 SYMONE	 Synaptic Molecular Networks for Bio-inspired Information Processing With G. Wendin PI (Chalmers U), D. Vuillaume (CNRS-IEMN), J. Roncali (CNRS-MOLTECH), M. Calame (Basel U), S. Yitzchaik (HUJI), C. Gamrat (CEA), and G. Cuniberti (TU Dresden) 	Co-PI EU FP7-I	2.81M€ ICT-318597
2012 – 2014	Unconventional Sizing for Enabling Low Power Digital Design	PI	200K\$
Use-LP	With M. Alioto (U Siena/Natl. U Singapore), A. Beg (UAEU), W. Ibrahim (UAEU), and F. Kharbash (UAEU)	SRC 20	12-TJ-2332
2011 –	Ultra Low-Power Application-specific Non-Boolean Architectures [Intel Co]	Co-PI	1M\$
ULP-NBA	With <i>Intel</i> PI, D. Hammerstrom (Portland State U), W. Porod (U Notre Dame), S.P. Levitan (U Pittsburgh), T. Shibata (U Tokyo), T. Roska (Hungarian Acad. Sci.), M. Pufall (NIST), D. Weistein (MIT), and M.R. Stan (U Virginia)	URO 20)11-05-24G
2011 – 2015	- Ultra Low Power NEMS-CMOS	PI	300K\$
ULP-NEMS-CMOS	With TJ.K. Liu (UC Berkeley), W. Ibrahim (UAEU), and A. Beg (UAEU)	SRC 201	1-HJ-2184
2011 – 2013	 Brain-inspired Interconnects for Nanoelectronics (BilN) With W. Ibrahim (UAEU) [UAE Natl. Res. Found.] 	PI NRF 1	586KAED 108-00451
2011 – 2013	 Algorithms & EDA for Accurate Nano-Circuits Reliability Calculations (CREDA²) With W. Ibrahim PI (UAEU) [UAE Natl. Res. Found.] 	Co-PI NRF 1	506KAED 108-00329
2013	- Short term travel grants (invited): TUDresden (US\$ 7,000)	_	7K\$
2012	Short term travel grants (invited): EDCC'12 (US\$ 1,000)		1K\$
2011	 Short term travel grants (invited): IEEE-NANO'11 (US\$ 500), EU Brussels (US\$ 8,000), EU Paris (US\$ 5,000), NSF (US\$ 5,000), ATIC-SRC (US\$ 10,000) 		28.5K\$

2011 – 2012 2010	 Brain-inspired Hybrid Topologies for Nano-architectures [SRC 2011-RJ-2150G] Short term travel grants (invited): IDT'10 (US\$ 500), IJCNN'10 (US\$ 1,500), INC6 (US\$ 1,000), MEES'10 (US\$ 3,000) 	PI	40K\$ 6K\$
2009 – 2011		PI	39KUK£
2009 [on hold]	- Emirates Center for Nanoscience & Nanoengineering [UAE Natl. Res. Found.] C0-I http://www.thenational.ae/news/uae-news/education/grant-aids-research-centres	PI	50MAED
2009	 Short term travel grants (invited): EU (US\$ 7,000), U Oslo (US\$ 5,000), IEEE-NANO'09 (US\$ 1,000), ESSCIRC'09 (US\$ 1,500), NanoNet'09 (US\$ 1,000), WDSN'09 (US\$ 5,000) 		20.5K\$
2008	 Short term travel grants (invited): NSF (US\$ 5,000), LANL (US\$ 2,000), SAMOS VIII (US\$ 5,000), Tohoku U (US\$ 10,000), U Paris-Sud (US\$ 3,000), U Oslo (US\$ 5,000) 		33K\$
2007	 Short term travel grants (invited): NSF (US\$ 5,000), EU (US\$ 8,000), HP Labs (US\$ 6,000), FENA/UCLA (US\$ 1,000), ULSIWS'07 (US\$ 400), ISMVL'07 (US\$ 1,000), SHARCS'07 (US\$ 2,000), DTIS'07 (US\$ 3,000), DCIS'07 (US\$ 3,000), IECON'07 (US\$ 3,000), Tohoku U (US\$ 5,000), MWSCAS'07 (US\$ 1,000), IEEE-NANO'07 (US\$ 1,000), ICSPC'07 (US\$ 500), ICTRF'07 (US\$ 500), IDT'07 (US\$ 500), IWANN'07 (US\$ 5,000), NanoMaterials'07 (US\$ 500), Univ. Oslo (US\$ 5,000) 		51.4K\$
2006 – 2011		PI 2	0.4MUK£
2007	Mapping the proxel method to reliability analysis of nanoarchitectures [UAEU] Co-I	PI	8KAED
2006	 Short term travel grants (invited): NSF (US\$ 5,000), WNEC'06 (US\$ 2,500), IDT'06 (US\$ 500), AICCSA'06 (US\$ 500) 		8.5K\$
2006	- Investigation of the reliability of single electron technology gates & circuits [UAEU] Co-l	PI	8KAED
2005	 Short term travel grants (invited): ICM'05 (US\$ 3,000), U Ulster (US\$ 9,000), SNB'05 (US\$ 3,000), IIT'05 (US\$ 1,000) 		16K\$
2005 – 2006	 Defect-tolerant high-performance low-power computing with hybrid CMOS molecular circuits [Advanced Research & Development Agency, ARDA] 	PI	100K\$
2004	 Short term travel grants (invited): ASAP'04 (US\$ 500), NGCM'04 (US\$ 1,000), IJCNN'04 (US\$ 500), Heinz Nixdorf Inst. (US\$ 1,500) 		3.5K\$
2003	 Short term travel grants (invited): MWSCAS'03 (US\$ 500), ICNNSP'03 (US\$ 500), NIPS'03 (US\$ 500), U Paderborn (US\$ 1,500), IJCNN'03 (US\$ 500), IWANN'03 (US\$ 500), NCI'03 (US\$ 500), Heinz Nixdorf Inst. (US\$ 2,000) 		6.5K\$
2002 – 2004	 Direct Digital Frequency Synthesizers (DDFSs) for reconfigurable communication systems. DDFSs have been investigated and implemented in silicon-on-insulator (SOI) and CMOS for space applications [Air Force Research Lab/CDADIC] 	PI	250K\$
2002	- Short term travel grant (invited): LANL, Los Alamos (US\$ 5,000)		5K\$
2001	 Short term travel grant (invited): Berkeley Wireless Research Center (US\$ 4,000) 		4K\$
2000 – 2003	 Conducting research on ultra-fast low-power floating point units (FPUs), with applications to graphic accelerators and gaming workstations [Rose Research] 	PI	500K\$
2000 – 2003	 Evaluating/examining solutions for ultra-fast low-power en/decryption allowing for wire-speed (i.e., on-the-fly) crypto-processors [Rose Research] 	PI	500K\$
1999 – 2005	Pioneered FastLogic, an enabling VLSI technology based on novel ultra-fast logic gates, and a systematic design methodology for using them. Low-power was achieved by means of a novel self-timed power-down mechanisms, as well as differential (charge recycling) circuits. Several versions of FastLogic gates have been designed, simulated, tested, and patented (during 1999-2001). Ultra-low power sub-threshold versions have also been designed using an original cross-coupled adaptive body biasing scheme for boosting reliability. [Rose Research]	PI	3M\$
1999 – 2002	 Exploring alternatives and improving on ultra-fast low-power multiplication and multiply-accumulate with application to digital signal processing [Rose Research] 	PI	1M\$

1999	 Short term travel grant (invited): AMS-SMM'99 (US\$ 500) 		0.5K\$
1998 – 1999	- Researched, analyzed and enhanced ultra-fast VLSI adders. The theoretical results	: PI	500K\$
1998	obtained have been verified and patented. [Rose Research] - Short term travel grants (invited): NC'98 (US\$ 500), CNRS-Paris (US\$ 1,000),		3K\$
1330	PARELEC'98 (US\$ 500), EIS'98 (US\$ 1,000)		σινφ
1997	- Short term travel grants (invited): SBRN'97 (US\$ 5,000), IDIAP, Switzerland		12.1K\$
1007	(US\$ 2,000), Heinz Nixdorf Inst. (US\$ 1,500), U Paris XII (US\$ 1,000), Royal		ιΣιτιψ
	Holloway U (US\$ 1,000), Oxford U (US\$ 1,000), NEuroTop'97 (US\$ 600)		
1996 – 1998	Field Programmable Neural Arrays (FPNAs) as a component of the Deployable	PI	180K\$
	Adaptive Processing Systems (DAPS) [Los Alamos National Lab]		
1996	- Short term travel grants (invited): ANITA'96 (US\$ 1,500), SBRN'96 (US\$ 2,500),		4.5K\$
	AT'96 (US\$ 500)		
1995	Short term travel grants (invited): ADT'95 (US\$ 500)		0.5K\$
1994 – 1996	- Programmable Neural Arrays, Design & VLSI Implementation of Neural Networks	PI	440K\$
	Using Threshold Gates [EU CHBICT941741]		
1994	 Short term travel grants (invited): ConTl'94 (US\$ 300), EMCSR'94 (US\$ 300), RRCS'94 (US\$ 500) 		1.1K\$
1993	- Short term travel grants (invited): ROSYCS'93 (US\$ 300), ESSAN'93 (US\$ 600)		0.9K\$
1992	- Short term travel grant (invited): EPFL (US\$ 500)		0.5K\$
1991	- Short term travel grants (invited): ICIAM'91 (US\$ 1,500), ICANN'91 (US\$ 1,500)		3K\$
1990 – 1991	 Negotiated, won, managed, and coordinated SPRING Software Consult contracts 		
	» Dedicated En/Decryption and GUI [Ministry of National Defense]	PI	20K\$
	» CAD Training (lectures) [AVERSA SA]	PI	5K\$
	» Software Package for Microbusiness [Chemistry Research Institute]	Co-PI	10K\$
	» Data Acquisition CAD Package [Chemistry Research Institute]	PI	10K\$
	» PC Training (lectures) [Ministry of National Defense]	PI	5K\$
1990	Short term travel grant (invited): PARCELLA'90 (US\$ 300)		0.3K\$
1988	 Dedicated watch-dog system: Feasibility study & reliability analysis [Electrical Networks Institute] 	PI	50K\$
1987 – 1988	 Studied and analyzed Prolog as a research tool for circuit simulations [UPB] 	Co-PI	
1987	 Short term travel grant (invited): ComEuro'87 (US\$ 400) 		0.4K\$
1987	Dedicated Database Package [National Information & Documentation Institute]	PI	50K\$
1987	 Hierarchical Self-testable and Self-repairable Content Addressable Memory [UPB] 	PI	50K\$
	High Speed Antialiasing Cascadable Circuit [UPB]	PI	50K\$
1984 – 1987	VLSI CAD Package (PC version) [UPB]	PI	100K\$
	Automatic Conical Ball Bearing Sorter [Bearings Factory Alexandria, now Koyo]	PI	100K\$
1983	- Mutual exclusion circuit (patented) [Research Institute for Computer Techniques]	PI	
	Floppy disk interface [Research Institute for Computer Techniques]		
1981 – 1982	Ultra high-speed floating point unit. New improved algorithms with innovations	PI	
1001	at the microprogramming level [Research Institute for Computer Techniques]	DI	
1981	Ultra high-speed highly reliable central processing unit with enhancements at	PI	
1000	the microprogramming level [Research Institute for Computer Techniques]	Co DI	
1980	- Involved in the final testing stages of the CE-100 computer (PDP equivalent)	Co-PI	ΕVΦ
1979 – 1980	 High speed graphic workstation: 1024×1024 with 16 intensities [UPB] MHz HP vectorial display and original CPU design (tested at 60 MHz) 		5K\$
	» Three Best Paper Awards at the Students' Scientific Research Conference		
	» Best MSc Thesis Award for "innovations in workstation design"		
1977 – 1980	National Merit Scholarship [Ministry of Science & Education]		10K\$
1377 - 1300	- ישמוטוומו ועופות סטווטומוסוווף נועווווסת ע טו סטופווטפ ע בעעטמנוטוון		ι ΟΙζφ

RESEARCH PARTICIPATED

1996 - 1998

- The Deployable Adaptive Processing Systems (DAPS) carried out at Los Alamos National Laboratory (LANL). This was a multi-faceted R&D program, developing algorithms and prototyping systems for real-time remote and autonomous processing of data gathered on land, in the air, or in space. Specified and designed neural-inspired adaptive algorithms and their mapping onto FPGAs.

1992 - 1994

1991

- VLSI-efficient threshold logic gates (Concerted Research Action of the Flemish Community).
- One of the experts of DEANNA (Data-base for European Artificial Neural Network Activity), an ESPRIT exploratory action led by JENNI (Joint European Neural Network Initiative).

OTHER RESEARCH RELATED ACTIVITIES

11 PATENTS

7 USA (2001-2003), 3 Taiwan (2002), 1 Romania (1984) — single author on all of them

ORGANIZED

126 CONFERENCES • RRCS'94, ANITA'96, NEuroFuzzy'96, NeuroTop'97, SBRN'97, EIS'98, SOCO'99, EIS'00, SBRN'00, IWANN'03, NCI'03, IJCNN'04, IJCNN'05, NanoArch'05, IDT'06, IEEE-NANO'06, IEEE SoC'06, IJCNN'06, NanoArch'06, WSC-11, ICMENS'06, IDT'07, IIT'07, IEEE SoC'07, IJCNN'07, MCSoC'07, NanoArch'07, WSC-12, DCS'08, IDT'08, MIM-MMN'08, NanoArch'08, NDCS'08, VTS'08, WSC-13, DTIS'09, ICMLA'09, IJCNN'09, MIM-MMN'09, NanoArch'09, NanoNet'09, WSC-14, BCN'10, BIONETICS'10, ICTITA'10, IDT'10, MIM-MMN'10, MCSoC'10, NanoArch'10, NaNoNet'10, SBCCI'10, WAC'10, WSC-15, ICMLA'11, IDT'11, MIM-MMN'11, MoNaCom'11, NaBIC'11, NanoArch'11, SBCCI'11, ISIE'12, MIM-MMN'12, MoNaCom'12, NaBIC'12, NanoArch'12, OPTIM'12, SBCCI'12, WICT'12, WSC-16, DTIS'13, ICECS'13 (track chair), IDT'13, IIT'13, IJCNN'13, MIM-MMN'13, MoNaCom'13, NanoArch'13, SBCCl'13, VLSI-SoC'13, BICT'14, BioTL'14, DTIS'14, I4CT'14, ICECS'14 (track chair), ICNC'14, IIT'14 (chair), IDT'14, ISCAS'14, MIM-MMN'14, NanoArch'14, NanoCom'14, SBCCI'14, SSCI'14, WSC-18, DTIS'15, ECCTD'15, ICECS'15 (track chair), IDT'15, IJCNN'15, MIM-MMN'15, NaBIC'15, NanoArch'15, NanoCom'15, SBCCI'15, SSCI'15, DTIS'16, ICCCC'16, ICECS'16 (publicity chair), IDT'16, ISCAS'16, MIM-MMN'16, SETIT'16, SOFA'16, DTIS'17, ICLM'17, ISCAS'17, ISPACS'17, SoCPaR'17, ICCCC'18, ISREIE'18, DTIS'18, SETIT'18, SOFA'18, WSC'18, DTIS'19, DTIS'2020

64 SESSIONS CHAIRED

 CSCS'93, ROSYCS'93, RRCS'94, ConTl'94, ADT'95, CSCS'95, IWANN'95, NeuroTop'97, CSCS'97, EANN'97, SOCO'97, EIS'98 (2 \times), PARELEC'98, NC'98, ISCAS'00, MWSCAS'00 (2 \times), NCI'03 (2 \times), IWANN'03, ICANN'03, SCS'03, IJCNN'03, NIPS'03 (2×), MWSCAS'03, IJCNN'04 (2×), IJCNN'05, IIT'05, VLSI-SoC'05, ICM'05, AICCSA'06 ($2\times$), IIT'06, ISMVL'07, IWANN'07, IEEE-NAN0'07, DCIS'07, GCoE'07, ARC'08, GCoE'08, ISCAS'08, ARC'09, NanoNet'09, IDT'10, IEEE-NANO'11, EDCC'12, IEEE-NANO'12, DTIS'13, ICECS'13 (3 \times), IIT'14, ICCCC'16, SOFA'16 (2 \times), ISREIE'16, ICCCC'18, ISREIE'18, ECC'19 (2×)

208 INVITATIONS

11 sessions/workshops, 19 plenary/keynote, 18 tutorials, 49 lectures, and 115 presentations

REVIEWER

- USA National Science Foundation (8× since 2002), EU European Commission (6× since 2007), Belgium (2005, 2009), Cyprus (2009, 2010), Switzerland (2006, 2008), UAE (12×), Romania (14×)
- Journals: IEEE T. Nano., Nanotech., J. Nanotech., ACM JETC, IEEE T. VLSI, IEEE T. CAS, IEEE T. Design & Test, IEEE T. CAD, IEEE T. Comp., IEEE T. Sys. Man & Cyber., Microelectr., Integr. VLSI J., Electr. Lett., J. VLSI, J. Circ. Th. & Appls., Solid State Electr., IEEE T. Neural Nets, Neural Nets., Neural Net. World, Neural Proc. Lett., Intl. J. Neural Syst., Microelectr. J., New J. Phys., Biol. Cyber.
- Conferences (besides those organized): ADT'95, IJCNN'03, IIT'05, IWANN'05, IIT'06, ISCAS'06, ICSPC'07, ISIE-07, ISCAS'07, VTS'07, IECON'08, ISCAS'08, IJCNN'08, IECON'09, ICMLA'09, IIT'09, ISIE'10, ISSCI'10, MWSCAS'10, Optim'10, ECCTD'11, IEEE-NANO'11, IIT'11, IJCNN'11, MoNaCom'11, ESANN'12, IDT'12, IIT'12, IJCNN'12, DTIS'13, ADVCIT'14, I4CT'14, IJCNN'14, ISCAS'15, WSC'15, MWSCAS'17, SoCPar'17, MWSCAS'18, MWSCAS'19

CURRICULUM VITAE | 12

- Intl. Assoc. Sci. Tech. Dev. (IASTED), Intl. Soc. Mini & Microcomp. (ISMM), Intl. Comp. Sci. Conventions (ICSC), Natl. Info. & Documentation Inst. (INID)
- Books (5), PhD theses (13), MSc theses (6)

VALERIU BEIU | OCTOBER 2019

RESEARCH PLANS Winston Churchill "Success ... going from failure to failure with undiminished enthusiasm." Atto-Joule designs based on a novel enabling reliability-optimal sizing of arrays of transistors **SHORT TO M**EDIUM Practical (economical) fault-tolerant communication and computations (from devices and wires) **TERM** Designing in the reliability-power-delay realm for CMOS and beyond (SET, NEMS, molecular, hybrids) LONG TERM Bio-/brain-inspired nano-circuits/architectures for innovative information processing Designing innovative adaptive bio-/brain-inspired VLSI circuits and nano-architectures, allowing for **BIO-INSPIRED** low-power (near-threshold, mixed digital/analog, SET, molecular, and hybrids) and fault-tolerant **NANO-CIRCUIT** (novel device-level redundancy schemes) large scale array-based information processing systems. **ARCHITECTURES** HIGH LEVEL Biological computing blocks rely on a few bits, suggesting digit-wise computations in a base larger than two. Low-precision 'analog' blocks could be synthesized base on Kolmogorov's superposition. **AUTOMATIC SYNTHESIS** The outputs of 'analog' blocks should be combined by cyclic (i.e., with feedback) digital circuits. This could interface directly to analog inputs, and would merge memory with computations. Reliability calculations should start from devices and wires (not from gates), and modeling should ACCURATE EDA include device variations, defects, and noises. GREDA (Gate Reliability EDA) was developed for **ALGORITHMS** FOR RELIABILITY very accurate gate reliability estimates. GREDA's results were taken to the system level by CR-EDA² (Circuit Reliability EDA for Evaluating Design Alternatives). Both tools are Bayesian-based and consider input vectors, device variations, and noises. Lately, noises on wires and non-Gaussian distributions have been investigated jointly with novel (patentable) statistical design concepts. **APPLICATIONS SMART** An interesting application is represented by smart/associative memory. A content addressable **ASSOCIATIVE** memory (CAM) is looking for an exact match. Typical examples include: the cache and the virtual page addressing (microprocessors), and the address lookup (Internet servers). A bio-inspired **MEMORIES** associative memory relies on best-match, returning one or more matches sorted by a given metric. Advantages: could deal with missing data and errors, could generalize, etc. **HIGH-PERF** The plan here is to evaluate solutions for ultra-fast en/decryption allowing for wire-speed **EN/DECRYPTION** implementation of public-key (e.g., RSA, ECC) and symmetric key (e.g., AES) cryptosystems. **EN/DECODING** Algorithms for en/decoding (e.g., JPEG, MPEG, etc., based on FFT/DCT) should also be targeted. "Results! ... D know several thousand things that won't work." Thomas Edison **AWARDS** 3 VISITING 2015 Erasmus Mundus (Visiting Prof.) European Union (TU Dresden/CfAED) 2013 Erasmus Mundus (Nano Scholar) European Union (TU Dresden/CfAED) 2005 - 2011 Visiting Professor Ulster University (UK) **5** FELLOWSHIPS 1999 - 2001 Rose Research Fellowship Rose Research (USA) 0.1% 1.0% 1996 - 1998Director's Postdoctoral Fellowship Los Alamos National Laboratory (USA) 1994 - 1996 HCM Research Fellowship European Union (King's College London, UK) 0.1% 1993 - 1994Research Fellowship Concerted Research Action (Flemish Community)

VALERIU BEIU | OCTOBER 2019 CURRICULUM VITAE | 13

Fulbright Commission (USA)

Katholieke Universiteit Leuven (Belgium)

Ministry of Science & Education (Romania)

0.1%

1.0%

0.1%

1991

1991 - 1993

1975 - 1980

Fulbright Fellowship

2 SCHOLARSHIPS

Doctoral Scholarship

National Merit Scholarship

	OTHER RECOGNITIONS	
2018	Best Paper Award IEEE ICCCC'2018	2.0%
2016	Excellence Award UAV	1.0%
2009	Research Affairs Recognition Award UAEU	1.0%
2009	Best Excellence in Scholarship Award UAEU, College of IT	2.0%
2008	Best Paper Award UAEU Annual Research Conference	1.0%
2003	• Two Patents US PTO (2)	1.070
2003	• Six Patents US PTO (3), Taiwan PTO (3)	
2002	US resident under extraordinary ability "VLSI implementations of neural networks"	
2001	Two Patents US PTO (2)	
2001	Best Paper Award IEEE CAS'2000	1.0%
1996	Senior Member IEEE Senior Member IEEE IEEE IEEE	8.0%
1994		5.0%
		5.0%
1984	` '	1 00/
1980		1.0%
1980	Best Paper Awards (three times) University "Politehnica" of Bucharest (Romania) Description of Bucharest (Romania) The state of	1.0%
1977	Best Paper Awards (two times) University "Politehnica" of Bucharest (Romania)	1.0%
1975	Highest Award (at graduation) National College of Informatics (Romania)	0.5%
1971 – 1975	Gold Medal/First Prize (four times) Romanian Physics Olympiad	0.1%
Appurous		
ADDITIONAL	INFORMATION	
	Membership	
1999	Marie Curie Fellowship Association	MCFA
	- Association for Computing Machinery	ACM
1992	- Senior Member (since 1996) Institute of Electrical and Electronics Engineering	IEEE
	- International Neural Network Society	INNS
1991	- Founding Member European Neural Network Society	ENNS
	Expert of the Romanian Academy of Science	
1979	 Lions Club International (Centre International de Rencontres Universitaire) 	CIRU
	Miscellaneous	
2017 – 2018	MEN CNATDCU (Ministry of Education Decree nr. 3991/06.06.2017)	Member
2017 – 2016	UAEU Promotion Advisory Group	Member
2009 – 2015	UAEU Mubadala Technology (previously ATIC) Advisory Board	Member
2003 – 2015 2013 – 2015	CIT Promotion Committee	Chair
		Member
2005 – 2013	CIT Promotion Committee (except 2007 – 2008)	
2014 – 2015	CIT Peer Evaluation of Teaching (PET) Committee	Member
2010 – 2013	UAEU Council (representing CIT)	Member
2008 – 2013	UAEU Graduate Research Studies Board	Member
2008 – 2011	UAEU Graduate Council	Member
2007 – 2009	UAEU Technical Task Force (inspecting and receiving the new CIT building)	Member
2006 – 2010	UAEU Research Affairs Committee	Member
2006 – 2007	UAEU IT Receiving Committee	Member
2011 – 2013	CIT Research Committee	Member
2011 – 2012	CIT Graduate Program Committee	Member
2009 – 2011	CIT Graduate Program Committee	Chair
2005 – 2011	CIT Research & Graduate Studies Committee	Chair
2005 – 2008	CIT Laboratories & Equipment Committee	Chair
2005 - 2006	CIT Recruitment Committee	Chair

2006 - 2011 2006 - 2010 2006 - 2009 2006 - 2007 2005 - 2011 2005 - 2008	CIT Strategic Planning Committee CIT Recruitment Committee CIT Honors Committee CIT Academic Performance Assessment Committee CIT College Council CIT Curriculum Committee	Member Member Member Member Member
2006 – 2009 2008 2007 2006 2005	• Established and leading Nano-ART = Nano Architectural Research Team External examiner for one PhD thesis (member of the examination committee) External examiner for four PhD theses (member of the examination committee) External examiner for one PhD thesis (member of the examination committee) External examiner HCT Men's College, Abu Dhabi (9 students, 4 projects) External examiner for one PhD thesis (member of the examination committee) External examiner for one PhD thesis (member of the examination committee)	
2001 – 2005 2001 – 2005 1998 – 2001 1997 – 1998 1985 – 1990 1987 JULY 1985 – 1990	 Member of the EECS Graduate Studies Committee Member of the Computer Engineering (Program) Committee International Computer Science Conventions/Academic Advisory Board Program Chairman of the IEEE Los Alamos Section Secretary of the MSc Examination Board Chair of the Students' National Computer Training Camp (Sinaia, Romania) Chair of the Students' Group for Scientific Computer Research 	WSU WSU ICSC LANL UPB UPB UPB
2010 - 2016 2011 - 2015 2009 2005 - 2008 2005 2003	 Associate Editor Nano Communication Networks Associate Editor IEEE Transactions on VLSI Systems Emerging Technologies Group on Nanoscale Communications Associate Editor IEEE Transactions on Neural Networks Task Force on Nano Architectures Member of the Novel Nanoarchitectures Study Group CW4 	Elsevier IEEE IEEE IEEE IEEE-CS SRC-NNI
2019 reviews 2018 reviews 2017 reviews 2016 reviews 2015 reviews 2014 reviews 2013 reviews 2012 reviews 2011 reviews 2010 reviews 2009 reviews 2008 reviews 2007 reviews 2006 reviews 2005 reviews []	- 3 Romania 5 journals - 9 Romania 2 journals - 8 journals - 30 journals - 31 journals - 2 MSc 33 journals - 1 EU 1 Cyprus 14 journals - 1 EU 1 Cyprus 1 PhD 13 journals - 8 NSF 1 EU 1 Switzerland 4 PhD 15 journals - 9 NSF 1 EU 1 book 1 PhD 9 journals - 1 NSF 1 Switzerland 2 books 1 PhD 15 journals	8 conferences 14 conferences 9 conferences 22 conferences 42 conferences 45 conferences 46 conferences 31 conferences 24 conferences 25 conferences 25 conferences 25 conferences 31 conferences 15 conferences 15 conferences

PUBLICATIONS	274	36 INVITED AND 7 BEST PAPER AWARDS (BESIDES 50 OTHER COI	NFS. AND 67 TEC	H. REP.)
CITED	1560	HAND COUNTED (EXCLUDING SELF-CITATIONS) — UPON REQUEST	PUBLICATIONS	H INDEX
~ 650	657/437	Web of Science (all/excluding self-citation all databases)	149	12
	653	https://publons.com/researcher/2405210/valeriu-beiu/ http://www.researcherid.com/rid/F-7799-2015	143	12
~1150	1150	Scopus (all, i.e., including self-citations) https://www.scopus.com/authid/detail.url?authorld=700486 https://www.scopus.com/authid/detail.uri?authorld=572087		15
		http://orcid.org/0000-0001-8185-956X	176	
	~1200	Semantic Scholar (all, i.e., including self-citations)	217	69 HIC
		https://www.semanticscholar.org/author/Valeriu-Beiu/50582	498	
		https://www.semanticscholar.org/author/VBeiu/49071642		
		https://www.semanticscholar.org/author/Beiu/66263354		
~2700		Google Scholar (all, i.e., including self-citations)		
~2700	2707	http://scholar.google.com/citations?user=u PrdFwAAAAJ	280	24
	2638	Harzing Publish or Perish (all, i.e., including self-citations)	341	24
LINKS	To a few i	PUBLICATIONS / PRESENTATIONS		
2003 – 2015		ctor Research Corporation (list of publications) www.src.org/texis/search/?pr=webprod&query=Beiu		
2014	CMOS E	Designing with Arrays Emerg. Tech. Res. CMOSETR'14, Grenoble, France, July 8, 201 ooks.google.ca/books?id=OL3aAwAAQBAJ&pg=PA102	4	
2013	TUDres	y Can and Silicon Can't den, Germany, July 11, 2013, http://nano.tu-dresden.de/pages ano.tu-dresden.de/pubs/slides_others/2013_07_11_Beiu.pdf	/seminar_637.ht	tml
2010	•	Wings of the Mysterious Butterflies notech. Conf. INC6, Grenoble, France, May 19, 2010 (http://inc	enano.org/)	
2010	IEEE Int	spired Nano Interconnects (tutorial) I. Joint Conf. Neural Nets. IJCNN'10, Barcelona, Spain, July 18 cis.ieee.org/professional-development/video-library https://ieeetv.ieee.org/player/embed_play/130009/videowidt https://ieeetv.ieee.org/player/embed_play/130008/videowidt	h	

LINKS	RELATED TO VITA	
1971 – 1975	"Tudor Vianu" National College of Informatics	http://www.lbi.ro/
1975 – 1980	 University "Politehnica" of Bucharest Faculty of Control & Computers CS&E Department MSc supervisor 	http://www.upb.ro/en/ http://acs.pub.ro/en/ https://cs.pub.ro/ http://ro.wikipedia.org/wiki/Mircea_Petrescu
1980 – 1982	Research Institute for Computer Techniques	http://www.itc.ro/
1982 – 2001	 University "Politehnica" of Bucharest Faculty of Control & Computers CS&E Department 	http://www.upb.ro/en/ http://acs.pub.ro/en/ https://cs.pub.ro/
1991 – 1994	 Katholieke Universiteit Leuven Faculty of Engineering EE Department (ESAT) PhD supervisor 	http://www.kuleuven.be/english http://eng.kuleuven.be/en http://www.esat.kuleuven.be/en http://www.esat.kuleuven.be/stadius/person.php?id=18
1994 – 1996	 EU HCM Fellowship King's College London School of Natural & Mathematical Sciences Department of Mathematics Centre for Neural Networks Scientific advisor 	http://cordis.europa.eu/tmr/src/grants/chbi/chbig_ro.htm [old link; not active; archived in 2009] http://www.kcl.ac.uk/ http://www.kcl.ac.uk/nms/ http://www.kcl.ac.uk/nms/depts/mathematics/ http://www.mth.kcl.ac.uk/cnn/ [old link; not active] http://en.wikipedia.org/wiki/John_GTaylor
1996 – 1998	 Los Alamos National Laboratory Nonproliferation & International Security 	http://www.lanl.gov/ http://nis-www.lanl.gov/ [old link; changed]
1998 – 2001	 RN2R/Rose Research LLC 	http://patents.justia.com/assignee/RN2RLLC.html
2001 – 2005	 Washington State University School of EE&CS 	http://www.wsu.edu/ http://school.eecs.wsu.edu/
2005 – 2011	University of Ulster Intelligent System Research Centre	http://www.ulster.ac.uk/ Updated (several times since 2005) https://www.ulster.ac.uk/research/institutes/compu ter-science/groups/intelligent-systems-research- centre
2005 –	 United Arab Emirates University College of Information Technology 	http://uaeu.ac.ae/en/ http://cit.uaeu.ac.ae/en/
2015 –	"Aurel Vlaicu" University of Arad	http://www.uav.ro/en/



INVITED	ORGANIZED/PRESENTED	PENDING
SESSIONS/WORKSHOPS	11	
KEYNOTE/PLENARY/PANEL	19	
TUTORIALS	18	
LECTURES/SEMINARS	49	
Presentations	69	
PRESENTATIONS TO INDUSTRY	46	
TOTAL	21	12

INVITED	Sessions/Workshops	11
S ₁₁	V. Beiu: On Brain-Inspired Nano-Architectures IEEE International Conference on Computers, Communications and Control ICCCC'18 Baile Felix, Oradea, Romania, May 08-12, 2018	Session
S ₁₀	R. Andonie, D. Davendra, and V. Beiu: Computational Intelligence Methods IEEE International Conference on Computers, Communications and Control ICCCC'16 Baile Felix, Oradea, Romania, May 10-14, 2016	Session
S_9	V. Beiu, and W. Ibrahim: Towards Brain Inspired Interconnects and Circuits International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18, 2009	Workshop
S ₈	M.J. Avedillo, J.M. Quintana, and V. Beiu: Emerging Technologies Applied to Nanoelectronics IEEE International Conference on Design of Circuits and Integrated Systems DCIS'07 Seville, Spain, November 22, 2007	Session
S ₇	U. Rückert, and V. Beiu: Neural Inspired Architectures for Nanoelectronics International Work-Conference on Artificial Neural Networks IWANN'07 San Sebastian, Spain, May 19, 2007	Session
S ₆	V. Beiu, and U. Rückert: Brain Inspired Emerging Nanoarchitectural Design and Technical Challenges IEEE International Joint Conference on Neural Networks IJCNN'04 Budapest, Hungary, July 28, 2004	Session
S ₅	V. Beiu, and U. Rückert: Neural-inspired Architectures for Nanoelectronics Neural Information Processing Systems NIPS'03 Whistler, Canada, December 12-13, 2003	Workshop
S ₄	V. Beiu: Threshold Gates – Past, Present, and Future International Work-Conference on Artificial Neural Networks IWANN'03 Menorca, Spain, June 4, 2003	Session
S_3	V. Beiu: The Next Generation of Neural Networks Chips International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Spain, February 9, 1998	Session
S_2	R. Andonie, and V. Beiu: International Workshop on Neural Research Priorities NeuroTop'97 Braşov, Romania, May 27-28, 1997	Workshop
S_1	V. Beiu, and R. Andonie: Shaping the Hardware Solutions for the Third Millennium ANITA'96 Uppsala, Sweden, December 9-10, 1996	Workshop

	KEYNOTE/PLENARY/PANEL	1
K ₁₉	V. Beiu: Why Al Hardware Makes (Perfect) Sense Now The Sixth Euro-China Conference on Intelligent Data Analysis and Applications ECC'19 Arad, Romania, October 15-18, 2019 https://www.ecc2019.ro/invited-speaker/	Keyno
K ₁₈	V. Beiu: Seeing is Believing IEEE International Workshop on Soft Computing Applications SOFA'18 Arad, Romania, September 13-15, 2018 https://www.sofa-org.eu/speakers.html	Keyno
K ₁₇	V. Beiu: Why the Brain Can and the Computer Can't IEEE International Workshop on Soft Computing Applications SOFA'16 Arad, Romania, August 25, 2016 http://sofa2016.org/prog.html	Keyno
_	V. Beiu: Brain versus Computer Revisited Asia-Pacific Conference on Electrical Electronics and Engineering AEEE'15 Dubai, UAE, November 18-19, 2015 [Canceled]	Keyno
K ₁₆	V. Beiu: On the Reliability Accuracy Challenge — Grappling with a Seemingly Intractable Problem European Dependable Computing Conference EDCC'12 Sibiu, Romania, May 11, 2012	Keyno
K ₁₅	T.G. Noll, P. Horn, N. Menezes, V. Beiu, and D. Hammerstrom Alternative Minimum-Energy Computing Paradigms (Brain-inspired Information Processors) International Forum on Minimum Energy Electronic Systems MEES'10 Abu Dhabi, UAE, May 23-24, 2010	Pan
K ₁₄	V. Beiu: Trustworthy Wings of the Mysterious Butterflies (Brain-inspired Information Processing) International Nanotechnology Conference on Communication and Cooperation INC6 Grenoble, France, May 19, 2010	Keyno
K ₁₃	V. Beiu: Connectivity and Scalability Issues for Biologically Plausible Nano-electronic Systems International Workshop on Brain-Inspired Electronic Circuits & Systems BIECS'09/ESSDERC'09 Athens, Greece, September 18, 2009	Keyno
K ₁₂	C. Constantinescu, J.A. Abraham, V. Beiu, H. Naeimi, A. Somani, and S. Wang Scaling Towards Nanometer Size Devices – Issues and Solutions Workshop on Dependable and Secure Nanocomputing WDSN'09 (IEEE/IFIP DSN'09) Estoril/Lisbon, Portugal, June 29, 2009 http://webhost.laas.fr/TSF/WDSN09/WDSN09_files/Slides/WDSN09_12-Beiu.pdf	Pan
K ₁₁	V. Beiu: Electrons Behaving Badly Information Electronics Systems Global Center of Excellence GCoE'08 Tohoku University, Sendai, Japan, July 14, 2008	Plena
K ₁₀	S. Bhabhu, R.A. Parekhji, M. Nicolaidis, V. Beiu, and M.Y. Zhang Mitigating Reliability, Yield and Power Issues in Nano-CMOS: Design or EDA Problem? IEEE International VLSI Test Symposium VTS'08, San Diego, CA, USA, April 30, 2008	Par
K ₉	V. Beiu: Quo Vadis Nano-electronics Information Electronics Systems Global Center of Excellence GCoE'07 Tohoku University, Sendai, Japan, November 27, 2007	Plena
K ₈	V. Beiu: What Do Shannon, von Neumann, Kolmogorov, and Feynman Have to Do with Moore? IEEE International Symposium on Multiple Valued Logic ISMVL'07 Oslo, Norway, May 14, 2007	Plena

K₇ V. Beiu: What Do Moore, von Neumann and Kolmogorov Have in Common? Keynote IEEE International Conference on Computer Systems and Applications AICCSA'06 Sharjah, UAE, March 9, 2006 V. Beiu: The Quest for Reliable Nano Computations Plenary K_6 IEEE International Conference on Microelectronics ICM'05 Islamabad, Pakistan, December 13, 2005 K₅ U. Rükert, and V. Beiu: Neural Inspired Architectures for Nanoelectronics **Plenary** IEEE International Conference on Intelligent Computing and Information Systems ICICIS'05 Cairo, Egypt, March 5-7, 2005 V. Beiu: On Biological and Hardware Neural Networks Keynote K₄ International Joint Meeting of the AMS and SMM, Denton, TX, USA, May 21, 1999 V. Beiu: 2D Neural Hardware vs 3D Biological Ones Plenary K_3 International ICSC Symposium on Neural Computations NC'98 Vienna, Austria, September 22, 1998 K₂ V. Beiu: Neural Inspired Parallel Computations Require Analog Processors Plenary International Conference on Parallel Computing and Electrical Engineering PARELEC'98 Bialystok, Poland, September 4, 1998 K₁ V. Beiu: How to Build VLSI-Efficient Neural Chips Keynote International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Spain, February 11, 1998

Invited Tutorials 18

T₁₈ V. Beiu: On Brain-Inspired Nano-Architectures

IEEE International Conference on Computers, Communications and Control ICCCC'18
Baile Felix, Oradea, Romania, May 08-12, 2018
http://univagora.ro/en/icccc2018/keynote/

V. Beiu, S.R. Cowell, L. Dauş, and P. Poulin: The Brain and the Computer Revisited Once Again IEEE International Nanotechnology Conference IEEE-NANO'16 Sendai, Japan, August 22, 2016
http://www.nanotechnology.com/pubmed/conference/NANO16/Contract/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Conference/NANO16/Confere

http://nano.papercept.net/conferences/conferences/NANO16/program/NANO16_ContentListWeb_1.html

V. Beiu, P.M. Kelly, and W. Ibrahim: On Brain Inspired Nano Interconnects IEEE International Joint Conference on Neural Networks IJCNN'10 (part of WCCI'10) Barcelona, Spain, July 18, 2010
https://poesty.icea.org/player/orghod_play/(22000)/videocycleth

https://ieeetv.ieee.org/player/embed_play/130009/videowidth https://ieeetv.ieee.org/player/embed_play/130008/videowidth

- V. Beiu, and P.M. Kelly: On Brain Inspired Interconnects for Nano-electronics International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 19, 2009
- V. Beiu, and W. Ibrahim: On Reliability When Down to a Handful of Electrons IEEE International Nanotechnology Conference IEEE-NANO'09 Genoa, Italy, June 27, 2009
- V. Beiu: On Brain Inspired Low-Power Redundant Designs for Silicon Nano-electronics and Beyond IEEE Annual Conference of the Industrial Electronic Society IECON'07 Taipei, Taiwan, November 5, 2007

- T₁₂ V. Beiu: On Brain-Inspired Redundant Designs IEEE International Conference on Design and Technology of Integrated Systems DTIS'07 Rabat, Morocco, September 2, 2007
- V. Beiu, and W. Ibrahim: Dealing with the Reliability Challenge for Semiconductor Nano-electronics and Beyond IEEE International Midwest Symposium on Circuits and Systems MWSCAS'07 Montreal, Canada, August 5, 2007
- V. Beiu, and W. Ibrahim: Emerging Fault-Tolerant Designs for Novel Nano-Architectures IEEE International Conference on Nanotechnology IEEE-NANO'07 Hong Kong, China, August 2, 2007
- V. Beiu, J. Nyathi, S. Aunet, and M.H. Sulieman: Femto Joule Switching for Nano Electronics IEEE International Conference on Computer Systems and Applications AICCSA'06 Sharjah, UAE, March 8-11, 2006
- T₈ V. Beiu: Design Challenges for Nanoelectronics International Conference on Innovations in Information Technologies IIT'05 Dubai, UAE, September 26-28, 2005
- T₇ V. Beiu, and S. Roy: Practical Redundant Designs for Nano Architectures Novel Theoretical Results International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04 Krakow, Poland, September 17, 2004
- V. Beiu, J.M. Quintana, M.J. Avedillo, and P.-S. Wu: Threshold Logic From Vacuum Tubes to Nanoelectronics IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03 Nanjing, China, December 14-17, 2003
- V. Beiu, J.M. Quintana, and M.J. Avedillo: Threshold Logic From TTL to Quantum Computing IEEE International Joint Conference on Neural Networks IJCNN'03 Portland, OR, USA, July 20-24, 2003
- V. Beiu: How to Build VLSI-Efficient Neural Chips
 International ICSC Symposium on Engineering of Intelligent Systems EIS'98
 Tenerife, Canary Islands, Spain, February 9-13, 1998
- T₃ V. Beiu: Kolmogorov's Superpositions and New Mixed Analog/Digital Architectures Brazilian Symposium on Neural Networks IV SBRN, Goiania, Brazil, December 4, 1997
- T₂ V. Beiu: Entropy, Constructive Neural Learning, and VLSI Efficiency International Workshop on Neural Research Priorities in Data Transmission and EDA NEuroTop'97 Braşov, Romania, May 27, 1997
- V. Beiu: Overview of the Present State-of-the-Art of Hardware Implementations of Neural Networks Brazilian Symposium on Neural Networks SBRN'96, Recife, Brazil, November 13, 1996

INVITED LECTURES/SEMINARS

49

- L₄₇₋₄₉ V. Beiu: Bio-Inspired Cellular Nano-Architectures
 - International Students Scientific Communications Session SSCS'19, Arad, Romania, June 14, 2019
 - Mærsk Mc-Kinney Møller Institute, South Denmark University, Odense, Denmark, October 11, 2018
 - International Students Scientific Communications Session SSCS'17, Arad, Romania, June 7, 2017
- V. Beiu: Deciphering the Low Level Reliability Schemes of the Brain
 Enabled by Abraham de Moivre, Edward F. Moore, and Claude E. Shannon
 Department of Informatics Scientific Seminar, West University of Timisoara, Romania, March 8, 2017

- V. Beiu: From de Moivre to Moore-Shannon and Beyond
 Reliability Schemes Revealed by Atomic Resolution Microscopy
 Institute of Informatics Scientific Seminar, University of Szeged, Hungary, February 28, 2017
- V. Beiu: What's All the Fuss About the Brain?
 CIT Graduate Seminar, UAEU, Al Ain, UAE, May 27, 2015
- V. Beiu: Revealing the Reliability Scheme of the Neurons One Ion Channel at a Time UAEU Cognitive Science Research Series, UAEU, Al Ain, UAE, May 24, 2015
- V. Beiu: If Biology Can ... Why Can't Silicon? The Brain and the Computer TU Dresden, Dresden, Germany, July 11, 2013 http://nano.tu-dresden.de/pages/seminar_637.html
- V. Beiu: The Brain A Gentle Introduction Clearing Misconceptions TU Dresden, Dresden, Germany, April 11, 2013 http://nano.tu-dresden.de/pages/seminar-623.html
- V. Beiu: From Ion Channels to Future Nano-Architectures Beyond von Neumann Cellular Automata Chalmers University, Gothenburg, Sweden, November 2, 2012
- V. Beiu: Bio-inspired Arrays to the Rescue The Curse of Constant Failure Rates and Gaussian Distributions Chalmers University, Gothenburg, Sweden, October 29, 2012
- L₃₈ V. Beiu: On the Reliability Accuracy Challenge
 University of Ulster, Magee, UK, December 16, 2011
- V. Beiu: Reliability Prospects for Ultra Low Power Hybrid NEMS-CMOS UC Berkeley, Berkeley, CA, November 14, 2011
- L₃₆ V. Beiu: On Biologically Inspired Processing = Communication + Computation University of Ulster, Magee, UK, November 19, 2010
- V. Beiu: Brain Inspired Nano Architectures Electron Behaving Badly
 IEEE P/T Colloquium, Los Alamos National Laboratory, Los Alamos, NM, USA, April 15, 2008
 CIT Distinguished Lecture Series, College of IT, UAEU, Al Ain, UAE, March 13, 2008
- V. Beiu: On Brain Inspired Low-Power Redundant Designs for Silicon Nano-electronics and Beyond Khalifa University of Science, Technology and Research (KUSTAR), Sharjah, UAE, March 3, 2008
- L₃₂ V. Beiu: Fault Tolerant Brain Inspired Nano Architectures
 CIT Distinguished Lecture Series, College of IT, UAEU, Al Ain, UAE, April 2006
- V. Beiu: On Brain Inspired Nano Architectures There Are Plenty of Opportunities at the Top University of Ulster, Londonderry, UK, November 25, 2005
- V. Beiu: Great Challenges of Nanoelectronics There Are Plenty of Challenges at the Bottom University of Ulster, Londonderry, UK, November 23, 2005
- V. Beiu: Achieving High-Speeds at Ultra Low-Power Femto Joule Switching Nano Architectures Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, August 16, 2004
- V. Beiu: Highly Reliable Designs for Scaled CMOS and Other Nanodevices (SETs, RTDs, Molecular) Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, August 13, 2004
- V. Beiu: Review of Nanoelectronic Challenges and Some Plausible Solutions University "Politehnica" of Bucharest, Bucharest, Romania, August 9, 2004
- V. Beiu: On Novel (neural-inspired) Nano Architectures
 Washington State University, Pullman, WA, USA, November 7, 2003
- L₂₄₋₂₅ V. Beiu: Threshold Gates From TTL to Quantum Computing (Part I and Part II)
 - Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, July 2, 2003
 - University of Paderborn, Paderborn, Germany, July 3, 2003

- V. Beiu: Advanced Real-Time-Radiography Graphical Object Selection (ARGOS)
 Washington State University, Pullman, WA, WA, USA, November 6, 2002
- V. Beiu: On VLSI Neural Computations Washington State University, Pullman, WA, USA, October 22, 2001
- V. Beiu: FastLogic and Its Applications
 Berkeley Wireless Research Center (BWRC), Berkeley, CA, USA, November 13, 2001
- V. Beiu: Neural Gates Noise Robust but Fan-in Limited University "Politehnica" of Bucharest, Bucharest, Romania, June 4, 2001
- V. Beiu: Neural Inspired Parallel Computations Require Analog Processors
 Centre National de la Recherche Scientifique (CNRS), Paris, France, September 18, 1998
- V. Beiu: Introduction to Hardware Implementations of Neural Networks (series of 3 lectures) State University of Sao Paulo, Sao Paulo, Brazil, December 8-10, 1997
- L₁₅₋₁₇ V. Beiu: Kolmogorov's Superpositions, Computer Architectures, and VLSI CAD
 - Dalle Molle Institute for Perceptual AI (IDIAP), Martigny, Switzerland, October 2, 1997
 - Paderborn University, Paderborn, Germany, September 30, 1997
 - Heinz Nixdorf Institute (HNI), Paderborn, Germany, September 29, 1997
- L₁₄ V. Beiu: 2D Neural Network Hardware vs 3D Biological Ones University Paris XII, Paris, France, September 22, 1997
- V. Beiu: Optimal Synthesis of Neural Circuits Using a Construction for Kolmogorov's Superpositions King's College London, London, UK, June 13, 1997
- V. Beiu: On Constructing Size- and VLSI-Optimal Neural Networks Royal Holloway University, Egham, UK, June 11, 1997
- L₁₁ V. Beiu: On Entropy Bounds with Application to Designing Constructive Neural Learning Algorithms Oxford University, Oxford, UK, June 9, 1997
- V. Beiu: Entropy and Efficient Neural Learning
 University "Politehnica" of Bucharest, Bucharest, Romania, June 2, 1997
- V. Beiu: Hardware Implementation of Neural Networks A Comprehensive Review Los Alamos National Laboratory, Los Alamos, NM, USA, February 7, 1997
- V. Beiu: Hardware Implementations of Neural Networks Where Are We, and Where Are We Going? Series of lectures, University of Pernambuco, Recife, Brazil, November 15-20, 1996
- L_{6-7} V. Beiu: On the Complexity of Area- and Time-Efficient VLSI Implementations of Neural Networks
 - Royal Holloway University, Egham, UK, June 12, 1996
 - "Transilvania" University of Braşov, Braşov, Romania, December 19, 1995
- V. Beiu: VLSI-Efficient (Neural) Learning
 University "Politehnica" of Bucharest, Bucharest, Romania, May 22, 1995
- V. Beiu: Hardware Implementations of Neural Networks
 Center for Neural Networks, King's College London, London, UK, February 9, 1995
- L₃ V. Beiu: On Efficient Neural VLSI Implementations University "Politehnica" of Timişoara, Timişoara, Romania, November 21, 1994
- V. Beiu, and A. Florea: CAD Tools for PCs (series of lectures) AVERSA SA, Bucharest, Romania, May-June, 1991
- V. Beiu, and A. Florea: IBM PC Training (series of lectures)
 Ministry of National Defense, Bucharest, Romania, March April, 1991

- P₆₉ F.-D. Munteanu, A. Cavaco-Paulo, M. A. Mernea, and V. Beiu
 Studies of Solvated Ions in Confined Spaces
 New Trends on Sensing-Monitoring-Telediagnosis for Life Sciences NT-SMT-LS'17
 Bucharest, Romania, September 7-9, 2017
- P₆₈ V. Beiu: Photonic Techniques for Brain Imaging
 SPIE International Conference for Lasers in Medicine
 Timisoara, Romania, July 13-15, 2017
- P₆₇ V. Beiu, and M. Tache: On Threshold Voltage Variation-Tolerant Designs
 International Symposium on Research and Education in Innovation Era ISREIE'16
 Arad, Romania, December 8-10, 2016
- V. Beiu: Elucidating the Low Power of the Brain Why Ions Really Matter [Canceled]
 CMOS Emerging Technologies Research CMOSETR'16
 Montreal, Canada, May 25-27, 2016
- V. Beiu, and L. Dauş: Deciphering the Reliability Scheme of the Neurons One Ion Channel at a Time International Conference on Bio-inspired Information & Communication Technology BICT'14 Boston, MA, USA, December 1-3, 2014
- V. Beiu: Bio-Inspired Designing with Arrays When Distributions are Non-Gaussian CMOS Emerging Technologies Research CMOSETR'14, Grenoble, France, July 6-8, 2014 http://books.google.ca/books?id=OL3aAwAAQBAJ&pg=PA102
- P₆₄ V. Beiu: What's All the Fuss About the Brain? A Few Large Brain Research Projects Cognitive Society Day, UAEU, Al Ain, UAE, May 20, 2014
- P₆₃ V. Beiu, A. Beg, and W. Ibrahim: Atto-Joule Gates for the Whole Voltage Range IEEE International Conference on Nanotechnology IEEE-NANO'11 Portland, OR, USA, August 15-19, 2011
- P₆₂ V. Beiu: Quo Vadis Nano Architectures [Why U×I Can Be Zero]
 The 3rd UAEU Physics Symposium
 Al Ain, Abu Dhabi, UAE, May 5, 2011
- P₆₁ V. Beiu: Ultra Low Power Processing Should Be ... Biologically Inspired Masdar Institute of Science and Technology
 Abu Dhabi, UAE, January 10, 2011
- P.M. Kelly, F. Tuffy, V. Beiu, and L.J. McDaid: Reduced Interconnects in Neural Networks Using a Time Multiplexed Architecture based on Quantum Devices International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009
- P₅₉ W. Ibrahim, and V. Beiu: A Bayesian-based EDA Tool for Nano-Circuits Reliability Calculations International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009
- P₅₈ V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid On Two-layer Hierarchical Networks: How Does the Brain Do This? International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009
- P₅₇ V. Beiu, W. Ibrahim, and R.Z. Makki: On Wires Holding a Handful of Electrons International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009

- V. Beiu, H. Amer, and M. McGinnity
 On Global Communications for Nano-Architectures: Brain versus Rent's Rule
 IEEE International Conference on Design of Circuits and Integrated Systems DCIS'07
 Seville, Spain, November 21-23, 2007
- P₅₅ R.M. Beiu, C.D. Stanescu, and V. Beiu: Nanostructured Fiber Optics as Highly Sensitive Mechanical Sensors International Trends in NanoTechnology TNT'07, San Sebastian, Spain, September 3-7, 2007
- P₅₄ V. Beiu: On Brain-inspired Nano-architectures (Computations and Communications)
 An Inescapable Device-level Convergence?
 Center on Functional Engineered Nano Architectonics (FENA)
 University of California at Los Angeles (UCLA), Los Angeles, CA, USA, April 27, 2007
- P₅₃ V. Beiu: A Brain-inspired Perspective on Nano-Communications NanoMaterials'07, San Diego, CA, USA, April 23-25, 2007
- V. Beiu: The Quest for Redundant Computations When Neural-inspired Will Outperform Classical Architectures NSF Workshop on Architectures for Silicon Nanoelectronics and Beyond Portland State University, Portland, OR, USA, September 13-14, 2005
- V. Beiu: From Perceptrons to Neural Inspired Circuits and Nano Architectures
 Advanced Research and Development Agency (ARDA)
 Oak Ridge National Lab, Knoxville, TN, USA, April 11-12, 2005
- P₄₇₋₅₀ V. Beiu: From Neural Inspired Gates and Circuits to Nano Architectures
 - Centre National de la Recherche Scientifique (CNRS), Paris, France, July 2005
 - University of Rochester, Rochester, NY, USA, March 15, 2005
 - Rochester Institute of Technology, Rochester, NY, USA, March 14, 2005
 - Technical University of Graz, Graz, Austria, March 3, 2005
- P₄₆ V. Beiu: A Novel Highly Reliable Low-Power Nano Architecture When von Neumann Augments Kolmogorov IEEE International Conference on Application-specific Systems, Architectures and Processors ASAP'04 Galveston, TX, USA, September 27-29, 2004
- P₄₅ J. Nyathi, V. Beiu, and S. Aunet Femto Joule Switching — Review of Low Energy Design Styles for the Nano Era International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04 Krakow, Poland, September 13-17, 2004
- P₄₄ V. Beiu, J.M. Quintana, M.J. Avedillo, and M.H. Sulieman: Threshold Logic From TTL to Nanoelectronics IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03 Cairo, Egypt, December 27-30, 2003
- P₄₃ M.H. Sulieman, and V. Beiu: Review of Recent Full Adders Implemented in Single Electron Technology IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03 Cairo, Egypt, December 27-30, 2003
- P₄₂ S. Roy, V. Beiu, and M.H. Sulieman: Reliability Analysis of Some Nano Architectures Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₄₁ J.M. Quintana, M.J. Avedillo, and V. Beiu: Beyond Threshold Logic Gates
 Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₄₀ M.H. Sulieman, and V. Beiu: Characterization of Optimal Practical Adders for SET Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₃₉ J. Nyathi, V. Beiu, S. Tatapudi, and D.J. Betowski: Low Power Charge Recycling Asynchronous Designs Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₃₈ V. Beiu: Threshold Logic From the Early Days into the Nanoera

 Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003

- P₃₇ V. Beiu: Review of Silicon Nanoelectronics and Beyond
 Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P₃₆ V. Beiu: Designing with Perceptrons
 University of Paderborn, Paderborn, Germany, November 10, 2003
- P₃₅ V. Beiu: Advanced Real-Time-Radiography Graphical Object Selection (ARGOS) Washington State University, Pullman, WA, USA, October 11, 2002
- P₃₄ V. Beiu, H.E. Makaruk, D. Morgan, and L. Popa-Simil
 ARGOS Advanced RTR Graphical Object Selection
 Los Alamos National Laboratory, Los Alamos, NM, USA, July 24, 2002
- P₂₃₋₃₃ V. Beiu: On VLSI-Optimal Neural Computations
 - University of Hawaii, Honolulu, HI, USA, April 12, 2001
 - Rutgers University, Rutgers, NJ, USA, April 9, 2001
 - Boston University, Boston, MA, USA, April 6, 2001
 - University of Texas at Arlington, Arlington, TX, USA, April 2, 2001
 - Rochester Institute of Technology, Rochester, NY, USA, March 22, 2001
 - California Polytechnic State University, San Luis Obispo, CA, USA, March 19, 2001
 - University of Wisconsin Milwaukee, Milwaukee, WI, USA, March 9, 2001
 - University of California at Riverside, Riverside, CA, USA, March 2, 2001
 - Illinois Institute of Technology, Chicago, IL, USA, February 23, 2001
 - Washington State University, Pullman, WA, USA, February 9, 2001
 - Metroplex Institute for Neural Dynamics (MIND), Dallas, TX, USA, November 4, 2000
- P₂₂ V. Beiu: On Biological and Hardware Neural Networks International Joint Meeting AMS-SMM, Denton, TX, USA, May 19-22, 1999
- P₂₁ V. Beiu: A Novel Microsatellite Control System
 International ICSC Symposium on Engineering of Intelligent Systems EIS'98
 Tenerife, Canary Islands, Spain, February 9-13, 1998
- V. Beiu: A Space-Based Radio Frequency Transient Event Classifier International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₁₉ V. Beiu: On VLSI-Optimal Constructive Algorithms for Classification Problems
 International ICSC Symposium on Engineering of Intelligent Systems EIS'98
 Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₁₈ V. Beiu: Time-Space Trade-Offs in Parallel and Neural Computing
 International ICSC Symposium on Engineering of Intelligent Systems EIS'98
 Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₁₇ V. Beiu, and H.E. Makaruk: Deeper and Sparser Nets Are Optimal
 International ICSC Symposium on Engineering of Intelligent Systems EIS'98
 Tenerife, Canary Islands, Spain, February 9-13, 1998
- P₁₆ R. Andonie, and V. Beiu: Optimization of Circuits Using Neural Networks
 Workshop on Shaping the Hardware Solutions for the Third Millennium ANITA'96
 Uppsala, Sweden, December 9-10, 1996
- P₁₅ V. Beiu: VLSI Complexity of Threshold Gate COMPARISON International Symposium on Neuro-Fuzzy Systems AT'96 Lausanne, Switzerland, August 29-31, 1996

- P₁₄ V. Beiu, and J.G. Taylor: Area-Efficient Constructive Learning Algorithm
 International Conference on Control System and Computer Science CSCS-10
 Bucharest, Romania, May 25, 1995
- P₁₃ V. Beiu: Optimal VLSI Implementations of Neural Networks VLSI-Friendly Learning Algorithms Applied Decision Technologies Conference ADT'95, London, UK, April 3-5, 1995
- V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins: Addition Using Constrained Threshold Gates International Conference on Technical Informatics ConTl'94 Timisoara, Romania, November 16-19, 1994
- V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins Digital Implementations of Neural Networks Using Threshold Gates International Conference Romania and Romanians in Contemporary Science RRCS'94 Sinaia, Romania, May 24-27, 1994
- P₁₀ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins VLSI Complexity Reduction by Piece-Wise Approximation of the Sigmoid Function European Symposium on Artificial Neural Networks ESANN'94, Brussels, Belgium, April 20-22, 1994
- P₉ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins Learning from Examples and VLSI Implementation of Neural Networks European Meeting on Cybernetics and System Research EMCSR'94, Vienna, Austria, April 5-8, 1994
- P₈ V. Beiu: J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
 Close Approximations of Sigmoid Functions by Sum of Steps
 Romanian Symposium on Computer Science ROSYCS'93, Iaşi, Romania, November 12-13, 1993
- P₇ V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins Overview of Some Efficient Threshold Gate Decomposition Algorithms International Conference on Control System and Computer Science CSCS-9 Bucharest, Romania, May 25-28, 1993
- P₆ V. Beiu, J.A. Peperstraete, and R. Lauwereins: Enhanced Threshold Gate Fan-in Reduction Algorithm Interdisciplinary Centrum for Neural Networks ICNN'92, Leuven, Belgium, November 19, 1992
- P₅ V. Beiu: D. C. Ioan, M. Dumbrava, and O. Robciuc Physical Fields Determination Using Continuous Boltzmann Machines Symposium on Parallel Computing SPC'91, Bucharest, Romania, December 10-11, 1991
- P₄ V. Beiu: Neural Network Priority Queue International Workshop on Parallel Processing by Cellular Automata PARCELLA'90 Berlin, Germany, September 19-21, 1990
- P₃ V. Beiu: From Systolic Arrays to Neural Networks
 International Symposium on Informatics INFO-IASI'89, Iaşi, Romania, October 19-21, 1989
- P₂ V. Beiu: Memory Structure with Simultaneous Read and Write Capabilities Conference of the Military Academy of Sciences, Bucharest, Romania, November 17-19, 1982
- P₁ V. Beiu: Reliability Enhanced Memory Architecture with Gracefully Degrading Performances Jubilee Session: Ten Years from the Foundation of the Special High-School for Informatics Bucharest, Romania, May 1981

VALERIU BEIU | OCTOBER 2019 Invited | 10

- I₄₆ T.-J. King Liu, V. Beiu, M. Tache, W. Ibrahim, and A. Beg Ultra Low Power Hybrid NEMS-CMOS SRC GRC SLD Design Review, Intel, Hillsboro, OR, USA, May 7, 2015
- V. Beiu, G. Fettweis, M. Alioto, F. Kharbash, and W. Ibrahim Technical Mapping onto FinFETs SRC GRC ACE4S Annual Review, Abu Dhabi, UAE, April 23, 2014
- V. Beiu, T.-J. King Liu, G. Fettweis, M. Alioto, F. Kharbash, W. Ibrahim, A. Beg, and M. Tache Ultra-low Power: Unconventional Sizing, NEMS, and FinFETs SRC GRC Design Review, Bangalore, India, January 10, 2014
- V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache Ultra Low Power Hybrid NEMS-CMOS SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE) UT Dallas, Dallas, TX, USA, October 25, 2013
- V. Beiu, M. Alioto, A. Beg, W. Ibrahim, and F. Kharbash Unconventional Sizing for Enabling Low Power Digital Design SRC GRC CADTS LPD, Georgia Tech, Atlanta, GA, USA, October 2, 2013
- I₄₁ V. Beiu, G. Fettweis, M. Alioto, F. Kharbash, and W. Ibrahim Ultra-low Power Digital FinFET Amplifiers SRC/ATIC ACE⁴S Kickoff Meeting, Abu Dhabi, UAE, September 23, 2013
- V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache Ultra Low Power Hybrid NEMS-CMOS SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE) UT Dallas, Dallas, TX, USA, October 25, 2012
- V. Beiu, M. Alioto, A. Beg, W. Ibrahim, and F. Kharbash Unconventional Sizing for Enabling Low Power Digital Design SRC-MEES Kickoff Meeting, Abu Dhabi, UAE, October 21, 2012
- I₃₈ V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache Ultra Low Power Hybrid NEMS-CMOS SRC-MEES, Abu Dhabi, UAE, October 21, 2012
- I₃₇ V. Beiu, W. Ibrahim, A. Beg, and F. Kharbash
 Ultra Low Power Hybrid NEMS-CMOS
 IBM-CIT, UAEU, AI Ain, UAE, October 4, 2012
- V. Beiu: On the Reliability Accuracy Challenge Bio-inspired Arrays to the Rescue Intel, Portland, OR, USA, March 29, 2012
- V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache: Ultra Low Power Hybrid NEMS-CMOS SRC-MEES Kickoff Meeting for New ATIC Projects (web-conference), NC, USA, January 17, 2012
- I₃₄ V. Beiu: On the Reliability of Self-assembled 2D and 3D Arrays Intel, Santa Clara, CA, USA, November 17, 2011
- V. Beiu, T.-J. King Liu, W. Ibrahim, and A. Beg: Ultra Low Power Hybrid NEMS-CMOS SRC/ATIC University Research Kickoff Meeting Abu Dhabi, UAE, October 26, 2011
- V. Beiu: Brain-inspired Hybrid Topologies for Nano-architectures SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE) UT Dallas, Dallas, TX, USA, October 24-28, 2011

VALERIU BEIU | OCTOBER 2019 Invited | 11

- I₃₁ V. Beiu: From Reliable Neurons to Regular Nano-Fabrics Six Month Later Intel, Santa Clara, CA, USA, February 25, 2011
- I₃₀ V. Beiu: From Reliable Neurons to Regular Nano-Fabrics Intel, Santa Clara, CA, USA, September 9, 2010
- V. Beiu: Reliable Ultra Low-Power Information Processing ATIC (now Mubadala Technology) Abu Dhabi, UAE, March 2010
- V. Beiu: When Electrons Start Showing Their True Colors Quo Vadis Nanoarchitectures?
 IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA, June 2008
- I₂₇ V. Beiu: Brain Inspired Nano Architectures Electrons Behaving Badly IBM Research, Böblingen, Germany, May 20, 2008
- V. Beiu: Interconnect Tyranny Brain's versus Rent's Rule HP Labs, Santa Clara, CA, USA, April 26, 2007
- V. Beiu: On 3D Nano-Designs In the Yield-Energy-Delay Realm International Technology Roadmap for Semiconductors (ITRS), SRC, Austin, TX, USA, March 22, 2007
- I₂₀₋₂₄ V. Beiu: On Neural-Inspired Nano Architectures (CNINA)
 - Synplicity, September 26, 2003
 - AMD, September 26, 2003
 - Agilent Labs, September 25, 2003
 - Infineon, September 25, 2003
 - SUN Microsystems, September 25, 2003
- I₁₈₋₁₉ G. LaRue, V. Beiu, and F. Shi: Direct Digital Frequency Synthesizer for Reconfigurable Communication Systems
 - Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC)
 Welches, OR, USA, July 9-11, 2003
 - Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC)
 Seattle, WA, USA, February 7, 2003
- I₁₇ V. Beiu: Direct Digital Frequency Synthesizers: A Survey Boeing, Seattle, WA, USA, February 5, 2003
- I₁₆ G. La Rue, V. Beiu, and F. Shi: Direct Digital Frequency Synthesizer for Reconfigurable Communication Systems Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC) Stevenson, Washington, USA), July 10, 2002
- I₁₋₁₅ V. Beiu: ... (under NDAs)
 - O'Bit Systems SRL, Bucharest, Romania, October 24, 2000
 - ESSEX Com SRL, Bucharest, Romania, October 23, 2000
 - Utimaco, Brussels, Belgium, May 26, 2000
 - ST Microelectronics, San Diego, CA, USA, September 29, 1999
 - ST Microelectronics, Carrollton, TX, USA, August 20, 1999
 - Texas Instruments, Dallas, TX, USA, August 16, 1999
 - Sipex, Milpitas, CA, USA, August 13, 1999
 - ST Microelectronics, San Jose, CA, USA, August 13, 1999
 - ST Microelectronics, San Jose, CA, USA, April 16, 1999
 - National Semiconductors, Santa Clara, CA, USA, April 16, 1999
 - Alcatel, Bruxelles, Belgium, April 14, 1999
 - Texas Instruments, Dallas, TX, USA, April 1, 1999
 - Texas Instruments, Houston, TX, USA, March 25, 1999
 - Metaflow, La Jolla, CA, USA, February 18, 1999
 - Texas Instruments, Houston, TX, USA, September 21, 1998