VALERIU BEIU PROFESSOR

### **CONTACT**

### **INFORMATION**

 "Aurel Vlaicu" University of Arad (UAV), Department of Mathematics & Computer Science Complex M, 2-4 Elena Dragoi Str., 310330 Arad, Romania
 E-mail valeriu.beiu@uav.ro / valerbeiu@gmail.com

### **SPECIALIZATION**

# COMPUTER & ELECTRICAL ENGINEERING

- Bio-/brain-inspired nano-architectures (i.e., highly reliable & ultra low-power)
  - Advanced VLSI (low power, reliability enhanced gates/circuits, novel communication schemes)
  - Digital design (including threshold logic)
  - Circuit & VLSI complexity
  - Hardware implementations of neural networks (including constructive neural learning)
  - Biological/neural computations and communication (including massively parallel architectures)
  - Computer architectures and computer arithmetic

### **BIO-SKETCH**

I graduated in 1980 from the Computer Science & Engineering Department of the University "Politehnica" of Bucharest (Romania) with a MSc thesis on high-speed graphic workstations (*Best MSc Thesis Award*). I researched, designed and developed ultra high-speed floating-point units (FPUs) and central processing units (CPUs) for two years while with the Research Institute for Computer Techniques, Bucharest (Romania). Returning to the University "Politehnica" of Bucharest, I became Assistant Professor (1983), and Senior Lecturer (1990), teaching, researching (computer architecture, VLSI design, digital circuits, artificial neural networks), and supervising (29 MSc theses).

In 1991, being awarded both a *Fulbright Research Fellowship* (USA) and a *PhD Scholarship* (Belgium), I went for the doctoral studies, and have been on leave of absence from the University "Politehnica" of Bucharest (till 2001).

- 11/1991 11/1994 PhD candidate with the Electrical Engineering Department, Katholieke Universiteit Leuven (Belgium), where in May 1994 I earned my *PhD summa cum laude* (*highest honors*) for a thesis on area- and time-efficient VLSI implementations of artificial neural networks using threshold logic gates.
- 12/1994 09/1996 Human Capital and Mobility Individual Research Fellow of the European Union with the Centre for Neural Networks, King's College London (UK), conducting research on programmable neural arrays.
- 10/1996 08/1998 Director's Postdoctoral Fellow with the Space and Atmospheric Sciences Division, Los Alamos National Laboratory (USA), investigating adaptive/reconfigurable field programmable neural arrays for deployable adaptive processing systems.
- 09/1998 05/2001 CTO and co-founder of RN2R LLC and Fellow of Rose Research (Dallas, USA), coordinating research on ultra-fast low-power VLSI enabling neural-inspired gates and circuits.

From June 2001 I became an Associate Professor with the School of Electrical Engineering & Computer Science, Washington State University, involved in teaching (VLSI/nanoelectronics, ASICs/FPGAs, neural computations, computer architecture), researching (low-power and highly reliable VLSI circuits, emerging biological-inspired nano-architectures), and supervising (1 PhD and 2 MSc). In March 2005 I was offered a visiting professor position with the School of Intelligent Systems, University of Ulster (Londonderry, UK), and in July 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU, AI Ain, UAE) as Chair of Computer Engineering (2005–2006), where in 2006 I was promoted to Associate Dean for Research & Graduate Studies (2006–2011) while also supervising (1 Postdoc and 2 MSc). In Fall 2015 I joined "Aurel Vlaicu" University of Arad (UAV, Arad, Romania), teaching in two graduate programs, supervising 2 PostDocs and 6 MSc, as well as leading a 2M€ research grant (2016–2021).

I am/was PI or co-PI on 44 grants/contracts *totaling over 51 M\$* (as well as PI on over 100 short-term travel grants). The research results have been published or accepted for publication: 2 books (3 more in slow progress), 8 book chapters (7 invited), 11 patents, 42 journal papers (3 invited), and 219 conference papers (28 invited and 8 best paper awards); presented over 430 times (out of which over 210 invited keynote/tutorials/presentations); and cited 1767 times (excluding self-citations).

I have been a reviewer for the National Science Foundation (USA), the European Commission (EU), as well as for the science foundations of Romania, Belgium, Cyprus, Switzerland, UAE, as well as for many journals and conferences. I was an *Associate Editor* of the *IEEE Transactions on Neural Networks* (2005–2008), of the *IEEE Transactions on VLSI Systems* (2011–2015), and of the *Nano Communication Networks* (2010–2015). I have contributed to organizing 130 international conferences and 14 invited workshops/sessions, chaired 66 conference sessions, and I am a Senior Member of the IEEE since 1996 (in 1997 I was the Program Chairman of the IEEE Los Alamos Section), a founding member of the European Neural Network Society (ENNS), and a member of: the Association for Computing Machinery (ACM), the International Neural Network Society (INNS), the EU Marie Curie Fellowship Association (MCFA), and the American Nano Society (ANS). Additionally, I was a member of the SRC-NNI Working Group on Novel Nano-architectures (since 2003), the IEEE CS Task Force on Nano-architectures (since 2005), and the IEEE Emerging Technologies Group on Nanoscale Communications (since 2010).

ACCOMPLISHMENTS	"We know what we	are, but know not what w	may be."	Wil	liam Shakespeare
TOP 2% DIRECTOR	<ul><li>Stanford &amp; Scopus</li><li>UAV</li></ul>	Top 2% scientists NANOART, THUNDER <sup>2</sup>	10.1371/journal. <sub>l</sub> Arad	obio.3000918 Romania	Entire career 2016 –
ASSOCIATE DEAN	• UAEU	CIT	Al Ain	UAE	2006 – 2011
CHAIR CE FELLOWSHIPS	<ul> <li>UAEU</li> <li>Rose Research</li> <li>Director's PostDoc</li> <li>Individual Research</li> <li>Doctoral Research</li> <li>Fulbright Research</li> </ul>	CIT Fellow Fellow HCM Fellow (EU) Fellow Fellow	Al Ain Dallas, TX Los Alamos, NM London Leuven	UAE USA USA UK Belgium USA	2005 – 2006 1999 – 2001 1996 – 1998 1994 – 1996 1991 – 1994 1991
PHD SUMA CUM LAUDE		e/depth complexity for cer endly constructive (learnin			ke synthesis)
PUBLICATIONS	<ul> <li>Books</li> <li>Chapters</li> <li>Patents</li> <li>Journal papers (pee</li> <li>Conference papers (</li> <li>Citations (excluding)</li> </ul>	peer-reviewed)	2 8 11 42 219 1767	3 invited	(3 more in progress) (5 more in progress) (1 more in progress) (6 more in progress) best paper awards
CONTRACTS OVER 51 M\$	<ul><li>Research grants/co</li><li>Short-term travel grants/co</li></ul>		44 101		
TEACHING	<ul><li>Advanced VLSI/Nar</li><li>PostDoc (3), PhD (1</li></ul>	noelectronics, ASIC, Neural ), MSc (39)	Computations, Ne	-	outer Architecture , 3 WSU, 29 UPB
RESEARCH RELATED ACTIVITIES	• Reviewer for: IEEE	011 – 2015) 005 – 2008)	ritzerland (2×), UA al Nets, IEEE T. Cor est, IEEE T. VLSI, II	NE (12×), and Romp., IEEE T. Sys EEE Access, ACI al Proc. Lett., Ele ation Networks s on VLSI Syster s on Neural Netv	omania (29×) . Man & Cyber., V J. Emerg. Tech., ctr. Lett., etc. (Elsevier)

<ul> <li>Best paper awards</li> <li>Invited sessions/workshops</li> <li>Invited articles in journals</li> <li>Invited keynote/plenary</li> <li>Invited tutorials</li> <li>Invited tectures/seminars</li> <li>Invited presentations (others)</li> <li>Organized international conferences</li> <li>Chaired sessions at international conferences</li> </ul>	<ul> <li>Associate Editor (2021 – …)</li> </ul>	Mathemat	ics (MDPI)
<ul> <li>Invited articles in journals</li> <li>Invited keynote/plenary</li> <li>Invited tutorials</li> <li>Invited lectures/seminars</li> <li>Invited presentations (others)</li> <li>Organized international conferences</li> </ul>	Best paper awards	8	
<ul> <li>Invited keynote/plenary</li> <li>Invited tutorials</li> <li>Invited lectures/seminars</li> <li>Invited presentations (others)</li> <li>Organized international conferences</li> </ul>	<ul> <li>Invited sessions/workshops</li> </ul>	14	
<ul> <li>Invited tutorials</li> <li>Invited lectures/seminars</li> <li>Invited presentations (others)</li> <li>Organized international conferences</li> <li>130</li> </ul>	<ul> <li>Invited articles in journals</li> </ul>	3	
<ul> <li>Invited lectures/seminars</li> <li>Invited presentations (others)</li> <li>Organized international conferences</li> <li>130</li> </ul>	<ul> <li>Invited keynote/plenary</li> </ul>	27	
<ul> <li>Invited presentations (others)</li> <li>Organized international conferences</li> <li>116 (out of which 46 to industry)</li> <li>130</li> </ul>	<ul> <li>Invited tutorials</li> </ul>	18	
• Organized international conferences 130	<ul> <li>Invited lectures/seminars</li> </ul>	52	
	<ul> <li>Invited presentations (others)</li> </ul>	116	(out of which 46 to industry)
Chaired sessions at international conferences     66	<ul> <li>Organized international conferences</li> </ul>	130	
	Chaired sessions at international conferences	66	

### **MEMBERSHIP**

 Institute of Electrical and Electronic Engineers IEEE (Senior Member since 1996), International Neural Network Society (INNS), European Neural Network Society (ENNS, founding member), Association for Computing Machinery (ACM), EU Marie Curie Fellowship Association (MCFA)

### **MISCELLANEOUS**

- · Four Gold Medals (First Prize) at the National Physics Olympics
- Best MSc Thesis Award
- Expert of the European Artificial Neural Network Activity (DEANNA)
- · Expert of the Romanian Academy of Sciences

## CURRENT RESEARCH

My current research activities are focused on nano-architectures, my major aim being to strengthen cooperation on bio-/brain-inspired nano-architectures, promote education, and generate new funding opportunities. My hope is that, through direct collaboration (special sessions, visits, grants, etc.), the number of experts joining such efforts will grow. The ultimate goal is to advance understanding of enabling architectures which would match novel devices and associated communication schemes, performing research starting from ultra-low power reliability-enhanced bio-/brain-inspired circuitry up to large scale systems.

EDUCATION	"Ability is of little	account without opportunity."	Napole	on Bonaparte
	POSTDOCTORAL			
1996 – 1998	LANL Director's Pos	tdoctoral Fellow	Los Alan	nos National Lab
1994 – 1996	• EU Human Capital a	nd Mobility (HCM) Individual Research Fello	w King's	College London
	PHD IN CE/EE	SUMMA CUM LAUDE (HIGHEST HONORS)	KATHOLIEKE UNIVERS	SITEIT LEUVEN
1994 MAY	<ul><li>Thesis</li></ul>	Neural Networks Using Threshold Gates —	- A Complexity Analys	is
		of Their Area- and Time-Efficient VLSI Impl	ementations	
1992	<ul> <li>Specialization</li> </ul>	Neural Networks	INST. UNIV. KURT B	BÖSCH Certif.
1991	PhD exam	Parallel & Advanced Architectures	UF	PB 10/10
1990	PhD exam	Novel VLSI Structures	UF	PB 10/10
	PhD exam	Systolic & Neural Architectures	UF	PB 10/10
	PhD exam	Mathematical Complements	UF	•
1989 MAY	- PhD entrance exam	VLSI Efficient Implementations of Parallel A	Architectures UF	PB 10/10
	MSc IN CS/CE	BEST THESIS AWARD	Univ. "Politehnica	" BUCHAREST
1980 JUNE	MSc Thesis	High-Speed Graphic Parallel Accelerators	GPA 4.00/4.00	10/10
1979 DECEMBER	BSc in CE		GPA 3.90/4.00	9.76/10
	BACCALAUREATE	FIRST PLACE	"TUDOR VIANU" CO	LLEGE OF IT
	The Diploma of Bac	calaureate states that I am a "programmer a	nd software assistant	analyst"
<b>1975 GRE</b> EQUIV.	• Final examination (E	Baccalaureate)	GPA 3.84/4.00	9.60/10
1975	• First place (highest	GPA) at graduation	GPA 3.70/4.00	9.26/10

### **ALMA MATERS**

# University "Politehnica" of Bucharest

 Founded in 1818, it is the largest technical university of Romania with about 25,000 students (upb.ro). The Computer Science & Engineering Department (CSE) was founded in 1969 (cs.pub.ro) by prof. Mircea Petrescu.

# Katholieke Universiteit Leuven

Founded in 1425, is the oldest catholic university of Northern Europe, recognized for names like Erasmus, Mercator, and Vesalius (www.kuleuven.be), is in the world's top 100 universities (42 in THE, 70 in QS – 2022 World University Rankings), and is the largest university in Belgium with over 50,000 students. The EE Department of was founded in 1900 (www.esat.kuleuven.be).

# King's College London

Founded in 1829, is one of the larger and oldest of London (www.kcl.ac.uk), with about 27,000 students, and is in the world's top 100 universities (35 in THE, 35 in QS – 2022 World University Rankings). The Mathematics Department (www.kcl.ac.uk/mathematics) has received the highest rating in the Research Assessment Exercise, being a 'center of excellence'. The Centre for Neural Networks was the coordinator of the European Neural Networks Network of Excellence.

#### Anvisore

## Prof. Mircea Petrescu

Founder of the CSE Department, Vice-Provost, and Director of the Computer Center, State Secretary of the Government of Romania, as well as Visiting Professor at the University of California at Berkeley (USA) and at the University of Grenoble (France). He was Vice-President of the Romanian Academy of Technical Sciences and is an honorary member of the Romania Academy of Sciences. He has published more than 120 articles and 8 books. ro.wikipedia.org/wiki/Mircea Petrescu

## Prof. Joos Vandewalle

- Has been Vice-Dean, Visiting Professor at the University of California at Berkeley (USA), Chairman of the EE Department, and holder of the Francqui Chair on Neural Networks at the University of Liege (Belgium). He was elected Fellow IEEE in 1992, and Fellow IEE in 1998, and was the Vice-President for Region 8 of the IEEE Society on Circuits & Systems, and the coordinator of the Center for Neural Networks (Belgium). He has published over 600 articles and 18 books. www.esat.kuleuven.be/stadius/person.php?id=18

# Prof. John G. Taylor

Has been Director of the Centre for Neural Networks and President of the International Neural
Network Society. He has held positions at: Institute of Advanced Study, Princeton (USA); Institut
des Hautes Etudes, Paris (France); Christ College, Cambridge (UK); Mathematics Institute, Oxford
(UK); Physics Department, Southampton (UK); Queen Mary College, London (UK); Rutgers University,
New Jersey (USA). He has published more than 400 articles and over 20 books.
en.wikipedia.org/wiki/John\_G.\_Taylor

POSITIONS HELD	DATES	INSTITUTION	ADDRESS
Professor	• 09/2015 –	"Aurel Vlaicu" University Faculty of Exact Sciences	2-4 Elena Dragoi Str. RO-310330 Arad, Romania
Professor	08/2008 - 08/2015	UAE University	Maqam Campus, Bldg. E1
Associate Dean	08/2006 - 08/2011	College of IT	PO Box 15551, AI Ain, UAE
Chair CE	07/2005 — 08/2006		
Visiting	03/2005 - 08/2011	University of Ulster	Londonderry, UK
Professor	07/2003 & 08/2004	Heinz Nixdorf Institute	Paderborn, Germany
	07/2002 & 04/2008	Los Alamos National Lab.	MS 319, Los Alamos
		Theoretical Division	NM 87545, USA
Associate Professor	06/2001 – 06/2005	Washington State Univ. School of EECS	Spokane 102, Pullman WA 99164, USA

Co-founder •	05/1998 —	RN2R LLC	Merit Drv.12750, #1020
CTO/Fellow	09/1998 — 05/2001	Rose Research	Dallas, TX 75251, USA
Director's	10/1996 — 08/1998	Los Alamos National Lab.	MS D466, Los Alamos
PostDoc Fell	ow	Division NIS	NM 87545, USA
EU HCM	12/1994 - 09/1996	King's College London	Strand, London
Res. Fellow		Centre for Neural Networks	WC2R 2LS, UK
Res. Fellow	05/1994 - 11/1994	Katholieke Univ. Leuven	Kasteelpark Arenberg 10
PhD cand.	11/1991 – 05/1994	EE Dept., ESAT-ACCA	Leuven, B-3001 Belgium
Co-founder	04/1990 —	SPRING Software Consult SRL	Blvd. Magheru 20, Bucharest
President	04/1990 — 08/1991		RO-10721, Romania
Senior Lect.	01/1990 - 06/2001	Univ. "Politehnica" of	Spl. Independentei 313, Bucharest
Assist. Prof.	01/1983 – 12/1989	Bucharest, CSE Dept.	RO-10334, Romania
Senior Res.	09/1981 - 01/1983	Research Institute for	Cl. Floreasca 167/9, Bucharest
Res. Eng.	09/1980 – 08/1981	Computer Techniques	RO-14459, Romania

## TEACHING "D like to learn, but D don't like to be taught" Winston Churchill

I have been teaching/lecturing since 1981. Between 1981 and 1983 I have been teaching part time, while since 1983 I have been teaching full time in the Computer Science & Engineering (CSE) Department of the University "Politehnica" of Bucharest (UPB): Assistant Professor (1983–1990), and Senior Lecturer (1990–2001). Between 1984 and 1991 I supervised 29 MSc candidates. Between 2001 and 2005, I was with the School of Electrical Engineering & Computer Science (EECS), Washington State University (WSU), where I supervised 2 MSc and 1 PhD, and contributed to getting the ABET accreditation of the newly formed Computer Engineering program. In 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU), as well as visiting professor with the University of Ulster (UU). At UAEU I contributed to the ABET accreditation of the CIT, which started offering MSc in Fall 2013. That is why, since joining UAEU (in 2005), my graduate supervision has been limited to: invitations on 8 PhD evaluation committees, cosupervising 2 MSc, and advising 1 PostDoc. Since Fall 2015 I am involved with two graduate programs offered by the "Aurel Vlaicu" University of Arad (UAV) having already advised 6 MSc and supervising 2 PostDocs. Additionally, I have given 18 invited tutorials and 52 invited seminars/lectures.

	COURSES TAUGHT/DEVELOPED	SINCE	UPB	WSU	UAEU	UAV
Undergraduate	- Hardware Testing & Fault Tolerance	2013			UAEU	
	<ul> <li>Professional Responsibility in IT</li> </ul>	2012			UAEU	
	<ul> <li>Advanced Computer Architecture</li> </ul>	2006			UAEU	
	<ul> <li>ASIC &amp; Digital Systems/VLSI Design</li> </ul>	2001		WSU	UAEU	
	<ul> <li>Introduction to Algorithms/Programming</li> </ul>	1984	UPB			UAV
	<ul> <li>Digital Computer Architecture</li> </ul>	1983	UPB		UAEU	UAV
	<ul> <li>Analysis &amp; Synthesis of Digital Circuits</li> </ul>	1981	UPB		UAEU	
GRADUATE	<ul> <li>Neuro-Bio Fundamentals</li> </ul>	2015				UAV
	<ul> <li>Research Methods in IT</li> </ul>	2011			UAEU	UAV
	<ul> <li>Advanced VLSI/Nanoelectronics</li> </ul>	2004		WSU		
	<ul> <li>Neural Computations</li> </ul>	2003		WSU		UAV
	<ul> <li>Neural Networks &amp; Applications</li> </ul>	1990	UPB	WSU		
	<ul> <li>VLSI/Intelligent Circuit Design</li> </ul>	1983	UPB			UAV
	<ul> <li>Advanced Computer Architecture</li> </ul>	1983	UPB			
	- Testing & Performance Evaluation	1982	UPB			
CTUDENTO FULLO	Constantly bighou /over 4 CE /E 00\ then call	/CIT 4	40 /E 00	\ I !-		A E I I A A A A / E OO\

**STUDENTS EVALS.** • Constantly higher (avg. **4.65/5.00**) than college (CIT 4.48/5.00) and university (UAEU 4.41/5.00)

		GRADUATE SUPERVISING UAV (	8), UAEU (3), WSU (3), UP	B (29)
2020	42	<ul> <li>Early Stage Investigations Using IBM Quantum Experience</li> <li>The Importance of Recommender Systems</li> <li>Testing the Reliability of Repetitive Quantum Circuits</li> </ul>	Daniel-Tiberiu Patcaş Roland-Norbert Kirch Florin-Daniel Morar	MSc MSc MSc
2018	39 38	<ul> <li>Using Deep Learning for Data Analysis</li> <li>On the Reliability of Critical Networks</li> <li>3D Fibonacci Spirals</li> <li>Optimizing Two-terminal Networks Using Compositions</li> </ul>	Ionel Mazilu Dan-Cristian Pascu Beniamin-Otniel Voian Vlad Dragoi	MSc MSc MSc <i>PostDoc</i>
2017	36	<ul> <li>Hammock Networks and Generalizations</li> </ul>	Simon R. Cowell	<b>PostDoc</b>
2013		<ul> <li>Monte Carlo Analyses of XOR-2 in 22/16nm PTM (BITS Pilani)</li> <li>Monte Carlo Analyses of MAJ-3 in 22/16nm PTM (BITS Pilani)</li> </ul>	Nilay V. Acharya Jithu Lissi Raju	MSc MSc
2012	33	- Brain-inspired Interconnects for Nanoelectronics	Pietro Santagati	<b>PostDoc</b>
2004		<ul> <li>Design &amp; Analysis of SET: Neural-Inspired Gates &amp; Circuits</li> <li>Optimizing the Performance of Direct Digital Frequency</li> <li>Synthesizers for Low-Power Wireless Communication</li> </ul>	Mawahib H. Sulieman David Betowski	<i>PhD</i> MSc
2003	30	<ul> <li>Precise Sine Approximations with Reduced Resources</li> </ul>	Pao-Szu Wu	MSc
1991	29	<ul> <li>Simulator for the Implied Minterm Structure</li> </ul>	Simona Ivanov	MSc
1990	27 26 25 24 23 22 21 20	<ul> <li>Set of C Functions for Simulating Parallel Processes</li> <li>Graphic Interface for a Neural Network Simulator</li> <li>Microbusiness Software Package</li> <li>Neural Network Arithmetic Logic Unit</li> <li>VLSI Parallel Architecture for Histogram Modification</li> <li>Boltzmann Machine Simulator</li> <li>Neural Network Solutions to Optimization Problems</li> <li>Motion Detection Using Neural Networks</li> <li>Enhanced VLSI CAD Package</li> <li>Recognition of Characters Using Neural Networks</li> <li>Neural Network Medical Expert System</li> </ul>	Dinu Creteanu Dan Stoicescu Anca Costin Yousuf Basmark Aida Gheorghiu Mihaela Dumbrava Orest Robciuc Anca Sigala Daniel Mandu Abdel Nehad Sima Gheorghita	MSc MSc MSc MSc MSc MSc MSc MSc MSc MSc
		- VLSI Animated Lesson for PC	Şerban Benone	MSc
1988	16	- Neural Network Simulator	Sobhui Darwish	MSc
1987		- VLSI CAD Tool: Place & Route - VLSI CAD Tool: Interactive Layout	Anca Şerban Mariana Mirea	MSc MSc
1986	12	<ul> <li>Computer Interface for a Rotating Magnetic Head Unit</li> <li>CAD Tool for Digital Image Segmentation</li> <li>CAD Tool for Digital Image Enhancement</li> </ul>	Sorinel Ciobanu Cornelia Ciotînga Mihai Dinu	MSc MSc MSc
1985	9 8 7 6	<ul> <li>Systolic Floating Point Coprocessor: Multiplication &amp; Division</li> <li>Systolic Floating Point Coprocessor: Addition &amp; Subtraction</li> <li>VLSI Ultra High-Speed Arithmetic Units</li> <li>Dedicated Serial Data Multiplier</li> <li>Systolic Circuits for Convolution</li> <li>A Study of Permutation Networks for VLSI Implementation</li> </ul>	Eugen Paşol Liviu Zuzu Marius Ionescu Daniel Manica Anca Tanga Sorin Tene	MSc MSc MSc MSc MSc MSc
1984	3 2	<ul> <li>VLSI Rule Checking Expert System</li> <li>High Speed Arithmetic Units</li> <li>Self-Testable RAM/CAM Memory</li> <li>Self-Testable &amp; Self-Repairable Correlation Circuit</li> </ul>	Manuela Anton Bianca Tudor Cristina Borş Irina Manole	MSc MSc MSc MSc

### PLANS FOR COURSE DEVELOPMENT

### **ADVANCED VLSI/** Novel nano-devices, new design styles, reliability enhancements, and reconfigurable computing **NANOELECTRONICS** Examples http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241 s13/ http://www.cisl.columbia.edu/courses/spring-2002/ee6930/reader.html http://www.ece.unm.edu/~jimp/vlsill/index.html • This course could precede ADVANCED VLSI/NANOELECTRONICS **ELECTRONIC** NANOTECHNOLOGY Examples https://nanohub.org/courses/ http://www-2.cs.cmu.edu/afs/cs/academic/class/15849c-s02/www/schedule.htm https://web1.eng.famu.fsu.edu/~mpf/PhysLim/ Course to be based on 14 seminars I gave at UAV (during 2019-2020) **Q**UANTUM **COMPUTING** Examples https://learn-xpro.mit.edu/quantum-computing http://www.quiprocone.org/Protected/DD lectures.htm https://ocw.mit.edu/courses/mathematics/18-435j-quantum-computation-fall-2003/ **DIGITAL** Classic course bridging algorithms and hardware; could be based on the books of Ercegovac & Lang **COMPUTER** http://www.cs.ucla.edu/digital arithmetic/ and Koren http://www.ecs.umass.edu/ece/koren/arith/ **ARITHMETIC** http://web.cs.ucla.edu/~milos/CSM51A-F19-Syllabus.pdf Examples http://web.cs.ucla.edu/~milos/CS252A-W20-Syllabus.pdf https://www.epfl.ch/labs/lap/courses/ ["Computer Arithmetic" not active anymore] http://users-tima.imag.fr/cdis/guyot/ [Lectures not active anymore] This course will go on to cover the digital-to-analog divide as well as parallel-and-neural computing **BIO-/BRAIN-INSPIRED** architectures, learning and the power-reliability-communication design tradeoffs http://www.ece.jhu.edu/~andreou/761/ & http://www.ece.jhu.edu/~andreou/762/ **COMPUTATIONS &** Examples http://seunglab.org/courses/ COMMUNICATIONS "Never lose a holy curiosity." RESEARCH Albert Einstein **EXPERIENCE** I was involved in research for over 40 years, holding management positions for over 20 years, and executive positions for more than 10 years. **EXPERTISE** My expertise encompasses a range of areas starting from circuit/VLSI complexity, going through information theory, optimization techniques, and neural computations, to advanced VLSI/ nanoelectronics and adaptive/reconfigurable circuits and systems. · I like to take abstract concepts for difficult but practical applications, turn them into efficient **INTERESTS** algorithms, and then design innovative VLSI circuits performing them optimally (e.g., at ultra-high speeds, with very low power/energy, highly reliable, etc.). I am extremely interested by emerging nanoelectronics and in particular by bio-/brain-inspired nano-architectures (massively parallel, adaptive/reconfigurable, fault-tolerant, using alternate communication schemes), and by their optimized designs inspired by arrays (e.g., biological/ion-channels, cellular, systolic). Advancing the understanding of reliability for computations 2017 -**SIGNIFICANT** Generalizations of hammock nets to 3D (akin to axonal transport networks) 2017 -RESEARCH **RESULTS** Energetics of neural communication (over 10<sup>3</sup> × lower energy than CMOS) 2015 - Reliability of hammock nets (over 10<sup>10</sup>× better than von Neumann multiplexing) (FIRST EVER) 2015 - Reported the best lower and upper bounds for consecutive-k-out-of-n systems 2014

VALERIU BEIU | JANUARY 2022 CURRICULUM VITAE | 7

Detailed & accurate Monte Carlo simulations using Predictive Technology Models

Highly reliable and low power CMOS circuits based on novel enabling sizing of transistors

Analyzed Schmitt trigger gates/circuits (performances vs. applications)

2014

2013 2013

2012

Designed ultra low-power hybrid NEMS-CMOS circuits

•	Low-power and highly reliable bio-inspired arrays for communication and computation	2010
•	Axon-inspired redundancy scheme (10 <sup>3</sup> × better than von Neumann multiplexing)	2009
•	Bayesian EDA tool for very accurate reliability estimates (devices, input vectors, wires)	2009
•	Introduced & evaluated NOR-2 von Neumann multiplexing	2010
•	Estimated wires' reliability due to intrinsic noises (shot, thermal)	2009
•	Used Rent rule to explain Brain's columnar structures (optimal hierarchical networks)	2007
•	Devices & input vectors are more important than gates (when evaluating reliability)	2007
•	Showed that serial connected architectures are optimal for nanoelectronics	2005
•	Designed and simulated single electron transistor gates & circuits considering variations	2005
•	Designed & simulated the largest single electron transistor circuit	2004
•	Exact calculations of the reliability of von Neumann multiplexing (gate-level)	2004
•	Proposed novel highly reliable and low-power locally connected architectures	2004
•	Highly accurate piecewise linear, non-linear, and hybrid ROM-less DDFS	2003
•	Noise-robust low power (self-timed, charge recycling, sub-threshold) perceptrons	2000
•	Designed ultra-high performance adders using Fibonacci-weighted threshold gates	1999
•	Showed that deeper & sparser artificial neural nets are VLSI-optimal	1997
•	The best/tightest circuit complexity bounds for feed-forward neural computations	1994
•	Proposed a continuous version of the Boltzmann machine	1992
•	Self-testable and self-repairable units are a must for VLSI	1984

#### HISTORY

1979 - 1989

- My research has been centered on digital VLSI, and in particular on: high-speed processing units (ALUs), smart memories (e.g., content addressable, set processing, hierarchical, self-testable), regular arrays (e.g., systolic, cellular). On these topics I have published about 20 papers. Since 1985 I have started looking into neural networks. This shift of interest was clearly marked by the paper "From Systolic Arrays to Neural Networks," Scientific Annals of Al. I. Cuza Univ., 35(4):375–385, 1989 (J<sub>3</sub>).
- 1985 1992
- I have been 'learning' about *neural networks*, publishing about their capabilities (for image enhancement and recognition), and delved into Boltzmann machines introducing the new concept of a *continuous Boltzmann machine* (C<sub>28</sub>). On these topics I have published about 10 papers.
- 1992 2002
- I have been working on hardware/VLSI implementations of threshold logic gates (perceptrons).

  On these topics I have published about 80 papers. This direction of research can be subdivided into:
  - constructive learning algorithms (equivalent to CAD/EDA synthesis, e.g., based on decomposition
    of functions, using the entropy of the data set, based on Kolmogorov's superpositions, etc.);
  - theoretical circuit/VLSI complexity issues;
  - hardware implementations (e.g., mapping onto FPGAs);
  - VLSI implementations (e.g., high-speed, low-power, reliability enhanced, noise immune).

**SINCE 2003** 

- I have been focusing on nano-architectures. On this topic I have published over 180 papers:
  - ultra low-power and reliability-enhanced (gates, circuits and systems);
  - from von Neumann multiplexing to novel array-based redundancy schemes (e.g., axon-inspired);
  - brain-inspired hierarchical optimal interconnect topologies/networks;
  - analyses of wires and alternate communication paradigms.

**RESULTS** 

Funded
 Published
 Invited
 Cited
 Organized
 Organized

 Published
 2 books, 8 chapters, 11 patents, 42 journals, 219 conferences
 27 keynotes, 18 tutorials, 52 lectures, 116 presentations (out of which 46 to industry)

 Total distributions (out of which 46 to industry)
 Total distributions (out of which 46 to industry)
 Total distributions (out of which 46 to industry)
 Total distributions (out of which 46 to industry)

	RESEARCH PROJECTS/GRANTS (AWARDED, DIRECTED, ETC.)	
In planning	- EDA for NEMS and Reliability-Optimal CMOS-transistor Sizing (EDA-ROCS)  With W. Ibrahim (UAEU), and TJ. King Liu (UC Berkeley)	Co-PI
	<ul> <li>Ultra Reliable Array-based Architectures for CMOS and Beyond (URA²)</li> <li>With L. Anghel (INP Grenoble), NanoSciences Foundation</li> <li>Novel Biologically-inspired Architectures for nano-Devices (NBAD)</li> </ul>	PI 1M€ PI 3M€
	With G. Fettweis (TU Dresden), EU ERC Advanced	
2021 - 2024 THUNDER <sup>2</sup>	• Techniques for Unconventional Nano-Designing in the Energy-Reliability R Started on 01/09/2021 (contract signed on 07.04.2021) PN-III-	<b>ealm</b> PI 1.2MRON P4-ID-PCE-2020-2495
2020 2019 2018	<ul> <li>Short term travel grants (invited): ICCCC'20 (US\$ 500), S0FA'20 (US\$ 300)</li> <li>Short term travel grants (invited): ECC'19 (US\$ 300)</li> <li>Short term travel grants (invited): ICCCC'18 (US\$ 800), S0FA'18 (US\$ 600)</li> </ul>	0.8K\$ 0.3K\$ 1.4K\$
2016 – 2021 BioCell-NanoART	P. Gaspar (UAV), V.E. Balas (UAV), M. Balas (UAV), A. Cavaco-Paulo	PI 9.3MRON -A1.1.3-E nr. 30/2016
2016	(U Minho), L. Daus (UTC Bucharest)  – Short term travel grants (invited): ICCCC'16 (US\$ 500), SOFA'16 (US\$ 500) IEEE-NANO'16 (US\$ 1,000)	2K\$
2014 – 2016 ULP-DigiFinA	<ul> <li>ATIC-SRC Center of Excellence in Energy Efficient Electronic Systems (ACE<sup>4</sup>S)</li> <li>Task: Ultra-low Power Digital Sub-threshold FinFET Amplifiers</li> <li>Originally with G. Fettweis (TU Dresden) and M. Alioto (Natl. U Singapore)</li> <li>https://www.src.org/newsroom/press-release/2013/452/</li> </ul>	Co-PI 35MAED SRC GRC ACE <sup>4</sup> S
2013 – 2016 SECRET	<ul> <li>Strengthening Research Collaborations in High-impact and Emerging         Technologies between GCC and EU</li></ul>	C0-PI 1.23M€ ERA MUNDUS-EMA22
2012 – 2015 SYMONE	- Synaptic Molecular Networks for Bio-inspired Information Processing With G. Wendin PI (Chalmers U), D. Vuillaume (CNRS-IEMN), J. Roncali (CNRS-MOLTECH), M. Calame (Basel U), S. Yitzchaik (HUJI), C. Gamrat	Co-PI 2.81M€ EU FP7-ICT-318597
	(CEA), and G. Cuniberti (TU Dresden)	
2012 – 2014 Use-LP	<ul> <li>Unconventional Sizing for Enabling Low Power Digital Design</li> <li>With M. Alioto (U Siena/Natl. U Singapore), A. Beg (UAEU),</li> <li>W. Ibrahim (UAEU), and F. Kharbash (UAEU)</li> </ul>	PI 200K\$ SRC 2012-TJ-2332
2011 – ULP-NBA	<ul> <li>Ultra Low-Power Application-specific Non-Boolean Architectures [Intel Co]         With Intel PI, D. Hammerstrom (Portland State U), W. Porod (U Notre Dame),         S.P. Levitan (U Pittsburgh), T. Shibata (U Tokyo), T. Roska (Hungarian         Acad. Sci.), M. Pufall (NIST), D. Weistein (MIT), and M.R. Stan (U Virginia)</li> </ul>	Co-PI 1M\$ URO 2011-05-24G
2011 – 2015 ULP-NEMS-CMOS 2011 – 2013	- Ultra Low Power NEMS-CMOS	PI 300K\$ SRC 2011-HJ-2184 PI 586KAED NRF 1108-00451
2011 – 2013	<ul> <li>Algorithms &amp; EDA for Accurate Nano-Circuits Reliability Calculations (CREDA²)</li> <li>With W. Ibrahim PI (UAEU) [UAE Natl. Res. Found.]</li> </ul>	Co-PI 506KAED NRF 1108-00329
2013 2012	<ul> <li>Short term travel grants (invited): TUDresden (US\$ 7,000)</li> <li>Short term travel grants (invited): EDCC'12 (US\$ 1,000)</li> </ul>	7K\$ 1K\$

2011	<ul> <li>Short term travel grants (invited): IEEE-NANO'11 (US\$ 500), EU Brussels</li> <li>(US\$ 8,000), EU Paris (US\$ 5,000), NSF (US\$ 5,000), ATIC-SRC (US\$ 10,000)</li> </ul>	28.5K\$
2011 – 2012 2010	<ul> <li>Brain-inspired Hybrid Topologies for Nano-architectures [SRC 2011-RJ-2150G]</li> <li>Short term travel grants (invited): IDT'10 (US\$ 500), IJCNN'10 (US\$ 1,500), INC6 (US\$ 1,000), MEES'10 (US\$ 3,000)</li> </ul>	40K\$ 6K\$
2009 – 2011	- Brain-inspired Interconnects for Nanoelectronics [British Council PMI2 RCGS271] PI	39KUK£
2009 [on hold] 2009	<ul> <li>Emirates Center for Nanoscience &amp; Nanoengineering [UAE Natl. Res. Found.]</li> <li>Short term travel grants (invited): EU (US\$ 7,000), U Oslo (US\$ 5,000), IEEE-NANO'09 (US\$ 1,000), ESSCIRC'09 (US\$ 1,500), NanoNet'09 (US\$ 1,000), WDSN'09 (US\$ 5,000)</li> </ul>	50MAED 20.5K\$
2008	<ul> <li>Short term travel grants (invited): NSF (US\$ 5,000), LANL (US\$ 2,000), SAMOS</li> <li>VIII (US\$ 5,000), Tohoku U (US\$ 10,000), U Paris-Sud (US\$ 3,000), U Oslo (US\$ 5,000)</li> </ul>	33K\$
2007	<ul> <li>Short term travel grants (invited): NSF (US\$ 5,000), EU (US\$ 8,000), HP Labs (US\$ 6,000), FENA/UCLA (US\$ 1,000), ULSIWS'07 (US\$ 400), ISMVL'07 (US\$ 1,000), SHARCS'07 (US\$ 2,000), DTIS'07 (US\$ 3,000), DCIS'07 (US\$ 3,000), IECON'07 (US\$ 3,000), Tohoku U (US\$ 5,000), MWSCAS'07 (US\$ 1,000), IEEE-NANO'07 (US\$ 1,000), ICSPC'07 (US\$ 500), ICTRF'07 (US\$ 500), IDT'07 (US\$ 500), IWANN'07 (US\$ 5,000), NanoMaterials'07 (US\$ 500), Univ. Oslo (US\$ 5,000)</li> </ul>	51.4K\$
2006 – 2011	<ul> <li>Center for Excellence in Intelligent Systems [InvestNI, IDF and U Ulster]</li> <li>Center for Neural Inspired Nano Architectures (~1.8MUK£, 2007–2010)</li> </ul>	20.4MUK£
2007	<ul> <li>Mapping the proxel method to reliability analysis of nanoarchitectures [UAEU]</li> </ul>	8KAED
2006	<ul><li>Short term travel grants (invited): NSF (US\$ 5,000), WNEC'06 (US\$ 2,500),</li><li>IDT'06 (US\$ 500), AICCSA'06 (US\$ 500)</li></ul>	8.5K\$
2006	<ul> <li>Investigation of the reliability of single electron technology gates &amp; circuits [UAEU] Co-PI</li> </ul>	8KAED
2005	<ul> <li>Short term travel grants (invited): ICM'05 (US\$ 3,000), U Ulster (US\$ 9,000),</li> <li>SNB'05 (US\$ 3,000), IIT'05 (US\$ 1,000)</li> </ul>	16K\$
2005 – 2006	<ul> <li>Defect-tolerant high-performance low-power computing with hybrid CMOS</li> <li>molecular circuits [Advanced Research &amp; Development Agency, ARDA]</li> </ul>	100K\$
2004	<ul> <li>Short term travel grants (invited): ASAP'04 (US\$ 500), NGCM'04 (US\$ 1,000),</li> <li>IJCNN'04 (US\$ 500), Heinz Nixdorf Inst. (US\$ 1,500)</li> </ul>	3.5K\$
2003	<ul> <li>Short term travel grants (invited): MWSCAS'03 (US\$ 500), ICNNSP'03 (US\$ 500),</li> <li>NIPS'03 (US\$ 500), U Paderborn (US\$ 1,500), IJCNN'03 (US\$ 500), IWANN'03 (US\$ 500), NCI'03 (US\$ 500), Heinz Nixdorf Inst. (US\$ 2,000)</li> </ul>	6.5K\$
2002 – 2004	<ul> <li>Direct Digital Frequency Synthesizers (DDFSs) for reconfigurable communication Co-PI systems. DDFSs have been investigated and implemented in silicon-on-insulator (S0I) and CMOS for space applications [Air Force Research Lab/CDADIC]</li> </ul>	250K\$
2002	<ul><li>Short term travel grant (invited): LANL, Los Alamos (US\$ 5,000)</li></ul>	5K\$
2001	<ul> <li>Short term travel grant (invited): Berkeley Wireless Research Center (US\$ 4,000)</li> </ul>	4K\$
2000 – 2003	<ul> <li>Conducting research on ultra-fast low-power floating point units (FPUs),</li> <li>with applications to graphic accelerators and gaming workstations [Rose Research]</li> </ul>	500K\$
2000 – 2003	<ul> <li>Evaluating/examining solutions for ultra-fast low-power en/decryption allowing for wire-speed (i.e., on-the-fly) VeloCypher™ crypto-processors [Rose Research]</li> </ul>	500K\$
1999 – 2005	Pioneered FastLogic, an enabling VLSI technology based on novel ultra-fast logic gates, and a systematic design methodology for using them. Low-power was achieved by means of a novel self-timed power-down mechanisms, as well as differential (charge recycling) circuits. Several versions of FastLogic gates have been designed, simulated, tested, and patented (during 1999-2001). Ultra-low power sub-threshold versions have also been designed using an original cross-coupled adaptive body biasing scheme for boosting reliability. [Rose Research]	3M\$

1999 – 2002	Exploring alternatives and improving on ultra-fast low-power multiplication and	PI	1M\$
	multiply-accumulate with application to digital signal processing [Rose Research]		·
1999	<ul> <li>Short term travel grant (invited): AMS-SMM'99 (US\$ 500)</li> </ul>		0.5K\$
1998 – 1999	- Researched, analyzed and enhanced ultra-fast VLSI adders. The theoretical results	: PI	500K\$
	obtained have been verified and patented. [Rose Research]		
1998	- Short term travel grants (invited): NC'98 (US\$ 500), CNRS-Paris (US\$ 1,000),		3K\$
	PARELEC'98 (US\$ 500), EIS'98 (US\$ 1,000)		
1997	- Short term travel grants (invited): SBRN'97 (US\$ 5,000), IDIAP, Switzerland		12.1K\$
	(US\$ 2,000), Heinz Nixdorf Inst. (US\$ 1,500), U Paris XII (US\$ 1,000), Royal		
1006 1009	Holloway U (US\$ 1,000), Oxford U (US\$ 1,000), NEuroTop'97 (US\$ 600)	PI	180K\$
1996 – 1998	<ul> <li>Field Programmable Neural Arrays (FPNAs) as a component of the Deployable</li> <li>Adaptive Processing Systems (DAPS) [Los Alamos National Lab]</li> </ul>	FI	ΙΟυΚφ
1996	- Short term travel grants (invited): ANITA'96 (US\$ 1,500), SBRN'96 (US\$ 2,500),		4.5K\$
1330	AT'96 (US\$ 500)		4.5πφ
1995	- Short term travel grants (invited): ADT'95 (US\$ 500)		0.5K\$
1994 – 1996	Programmable Neural Arrays, Design & VLSI Implementation of Neural Networks	PI	440K\$
	Using Threshold Gates [EU CHBICT941741]		
1994	<ul><li>Short term travel grants (invited): ConTI'94 (US\$ 300), EMCSR'94 (US\$ 300),</li></ul>		1.1K\$
	RRCS'94 (US\$ 500)		
1993	<ul><li>Short term travel grants (invited): ROSYCS'93 (US\$ 300), ESSAN'93 (US\$ 600)</li></ul>		0.9K\$
1992	<ul><li>Short term travel grant (invited): EPFL (US\$ 500)</li></ul>		0.5K\$
1991	- Short term travel grants (invited): ICIAM'91 (US\$ 1,500), ICANN'91 (US\$ 1,500)		3K\$
1990 – 1991	Negotiated, won, managed, and coordinated SPRING Software Consult contracts		
	» Dedicated En/Decryption and GUI [Ministry of National Defense]	PI	20K\$
	» CAD Training (lectures) [AVERSA SA]	PI C- DI	5K\$
	» Software Package for Microbusiness [Chemistry Research Institute]	Co-PI	10K\$
	» Data Acquisition CAD Package [Chemistry Research Institute]	PI	10K\$
1990	<ul><li>» PC Training (lectures) [Ministry of National Defense]</li><li>Short term travel grant (invited): PARCELLA'90 (US\$ 300)</li></ul>	PI	5K\$ 0.3K\$
1988	Dedicated watch-dog system: Feasibility study & reliability analysis	PI	50K\$
1300	[Electrical Networks Institute]		σοινφ
1987 – 1988	Studied and analyzed Prolog as a research tool for circuit simulations [UPB]	Co-PI	
1987	- Short term travel grant (invited): ComEuro'87 (US\$ 400)		0.4K\$
1987	Dedicated Database Package [National Information & Documentation Institute]	PI	50K\$
1987	- Hierarchical Self-testable and Self-repairable Content Addressable Memory [UPB]	PI	50K\$
	- High Speed Antialiasing Cascadable Circuit [UPB]	PI	50K\$
1984 – 1987	<ul><li>VLSI CAD Package (PC version) [UPB]</li></ul>	PI	100K\$
	<ul> <li>Automatic Conical Ball Bearing Sorter [Bearings Factory Alexandria, now Koyo]</li> </ul>	PI	100K\$
1983	<ul> <li>Mutual exclusion circuit (patented) [Research Institute for Computer Techniques]</li> </ul>	PI	
	<ul> <li>Floppy disk interface [Research Institute for Computer Techniques]</li> </ul>		
1981 – 1982	Ultra high-speed floating point unit. New improved algorithms with innovations	PI	
1001	at the microprogramming level [Research Institute for Computer Techniques]	DI.	
1981	Ultra high-speed highly reliable central processing unit with enhancements at	PI	
1980	the microprogramming level [Research Institute for Computer Techniques]	Co-PI	
1979 – 1980	<ul> <li>Involved in the final testing stages of the CE-100 computer (PDP equivalent)</li> <li>High speed graphic workstation: 1024×1024 with 16 intensities [UPB]</li> </ul>	CO-FI	5K\$
1070 - 1000	20 MHz HP vectorial display and original CPU design (tested at 60 MHz)		σινφ
	» Three Best Paper Awards at the Students' Scientific Research Conference		
	» Best MSc Thesis Award for "innovations in workstation design"		
1977 – 1980	National Merit Scholarship [Ministry of Science & Education]		10K\$

### RESEARCH PARTICIPATED

1996 - 1998

- The Deployable Adaptive Processing Systems (DAPS) carried out at Los Alamos National Laboratory (LANL). This was a multi-faceted R&D program, developing algorithms and prototyping systems for real-time remote and autonomous processing of data gathered on land, in the air, or in space. Specified and designed neural-inspired adaptive algorithms and their mapping onto FPGAs.

1992 - 1994

1991

- VLSI-efficient threshold logic gates (Concerted Research Action of the Flemish Community).
- One of the experts of DEANNA (Data-base for European Artificial Neural Network Activity), an ESPRIT exploratory action led by JENNI (Joint European Neural Network Initiative).

### OTHER RESEARCH RELATED ACTIVITIES

### 11 PATENTS

7 USA (2001-2003), 3 Taiwan (2002), 1 Romania (1984) — single author on all of them

# **ORGANIZED**

130 CONFERENCES • RRCS'94, ANITA'96, NEuroFuzzy'96, NeuroTop'97, SBRN'97, EIS'98, SOCO'99, EIS'00, SBRN'00, IWANN'03, NCI'03, IJCNN'04, IJCNN'05, NanoArch'05, IDT'06, IEEE-NANO'06, IEEE SoC'06, IJCNN'06, NanoArch'06, WSC-11, ICMENS'06, IDT'07, IIT'07, IEEE SoC'07, IJCNN'07, MCSoC'07, NanoArch'07, WSC-12, DCS'08, IDT'08, MIM-MMN'08, NanoArch'08, NDCS'08, VTS'08, WSC-13, DTIS'09, ICMLA'09, IJCNN'09, MIM-MMN'09, NanoArch'09, NanoNet'09, WSC-14, BCN'10, BIONETICS'10, ICTITA'10, IDT'10, MIM-MMN'10, MCSoC'10, NanoArch'10, NaNoNet'10, SBCCI'10, WAC'10, WSC-15, ICMLA'11, IDT'11, MIM-MMN'11, MoNaCom'11, NaBIC'11, NanoArch'11, SBCCI'11, ISIE'12, MIM-MMN'12, MoNaCom'12, NaBIC'12, NanoArch'12, OPTIM'12, SBCCI'12, WICT'12, WSC-16, DTIS'13, ICECS'13 (track chair), IDT'13, IIT'13, IJCNN'13, MIM-MMN'13, MoNaCom'13, NanoArch'13, SBCCl'13, VLSI-SoC'13, BICT'14, BioTL'14, DTIS'14, I4CT'14, ICECS'14 (track chair), ICNC'14, IIT'14 (chair), IDT'14, ISCAS'14, MIM-MMN'14, NanoArch'14, NanoCom'14, SBCCI'14, SSCI'14, WSC-18, DTIS'15, ECCTD'15, ICECS'15 (track chair), IDT'15, IJCNN'15, MIM-MMN'15, NaBIC'15, NanoArch'15, NanoCom'15, SBCCI'15, SSCI'15, DTIS'16, ICCCC'16, ICECS'16 (publicity chair), IDT'16, ISCAS'16, MIM-MMN'16, SETIT'16, SOFA'16, DTIS'17, ICLM'17, ISCAS'17, ISPACS'17, SoCPaR'17, ICCCC'18, ISREIE'18, DTIS'18, SETIT'18, SOFA'18, WSC'18, DTIS'19, ECC'19, VTCA'19, DTIS'20, ICCCC'20, MWSCAS'20, S0FA'20

## **66 SESSIONS** CHAIRED

 CSCS'93, ROSYCS'93, RRCS'94, ConTl'94, ADT'95, CSCS'95, IWANN'95, NeuroTop'97, CSCS'97, EANN'97, SOCO'97, EIS'98 (2 $\times$ ), PARELEC'98, NC'98, ISCAS'00, MWSCAS'00 (2 $\times$ ), NCI'03 (2 $\times$ ), IWANN'03, ICANN'03, SCS'03, IJCNN'03, NIPS'03 (2×), MWSCAS'03, IJCNN'04 (2×), IJCNN'05, IIT'05, VLSI-SoC'05, ICM'05, AICCSA'06 ( $2\times$ ), IIT'06, ISMVL'07, IWANN'07, IEEE-NAN0'07, DCIS'07, GCoE'07, ARC'08, GCoE'08, ISCAS'08, ARC'09, NanoNet'09, IDT'10, IEEE-NANO'11, EDCC'12, IEEE-NANO'12, DTIS'13, ICECS'13 (3 $\times$ ), IIT'14, ICCCC'16, SOFA'16 (2 $\times$ ), ISREIE'16, ICCCC'18, ISREIE'18, SOFA'18, ECC'19 (2×), ICCCC'20, SOFA'20

### **227 Invitations**

14 sessions/workshops, 27 plenary/keynote, 18 tutorials, 52 lectures, and 116 presentations

### REVIEWER

- USA National Science Foundation (28× since 2002), EU European Commission (6× since 2007), Belgium (2005, 2009), Cyprus (2009, 2010), Switzerland (2006, 2008), UAE (12×), Romania (29×)
- Journals: IEEE T. Nano., Nanotech., J. Nanotech., ACM JETC, IEEE T. VLSI, IEEE T. CAS, IEEE T. Design & Test, IEEE T. CAD, IEEE T. Comp., IEEE T. Sys. Man & Cyber., Microelectr., Integr. VLSI J., Electr. Lett., J. VLSI, J. Circ. Th. & Appls., Solid State Electr., IEEE T. Neural Nets, Neural Nets., Neural Net. World, Neural Proc. Lett., Intl. J. Neural Syst., Microelectr. J., New J. Phys., Biol. Cyber.
- Conferences (besides those organized): ADT'95, IJCNN'03, IIT'05, IWANN'05, IIT'06, ISCAS'06, ICSPC'07, ISIE-07, ISCAS'07, VTS'07, IECON'08, ISCAS'08, IJCNN'08, IECON'09, ICMLA'09, IIT'09, ISIE'10, ISSCI'10, MWSCAS'10, Optim'10, ECCTD'11, IEEE-NANO'11, IIT'11, IJCNN'11, MoNaCom'11, ESANN'12, IDT'12, IIT'12, IJCNN'12, DTIS'13, ADVCIT'14, I4CT'14, IJCNN'14, ISCAS'15, WSC'15, MWSCAS'17, SoCPar'17, MWSCAS'18, MWSCAS'19
- Intl. Assoc. Sci. Tech. Dev. (IASTED), Intl. Soc. Mini & Microcomp. (ISMM), Intl. Comp. Sci. Conventions (ICSC), Natl. Info. & Documentation Inst. (INID)
- Books (5), PhD theses (15), MSc theses (6)

VALERIU BEIU | JANUARY 2022

### RESEARCH PLANS "Success ... going from failure to failure with undiminished enthusiasm." Winston Churchill · Atto-Joule designs based on novel enabling reliability-optimal arrays of devices **SHORT TO M**EDIUM Practical (economical) fault-tolerant communication and computations (from both devices and wires) **TERM** Beyond CMOS reliability-power-delay designing (SET, NEMS, magnetic, molecular, photonic, fluidic) **LONG TERM** Bio-/brain-inspired nano-circuits/architectures for innovative information processing Designing innovative adaptive bio-/brain-inspired VLSI circuits and nano-architectures, allowing for **BIO-INSPIRED** low-power (near-threshold, mixed digital/analog, SET, NEMS, photonic, fluidic) and fault-tolerant **NANO-CIRCUIT** (novel device-level redundancy schemes) large scale array-based information processing systems. **ARCHITECTURES** HIGH LEVEL Biological computing blocks rely on a few bits, suggesting digit-wise computations in a base larger than two. Low-precision 'analog' blocks could be synthesized base on Kolmogorov's superposition. **AUTOMATIC SYNTHESIS** The outputs of 'analog' blocks should be combined by cyclic (i.e., with feedback) digital circuits. This could interface directly to analog inputs, and would also merge memory with computations. Reliability calculations should start from devices and wires (not from gates), and modeling should ACCURATE EDA include device variations, defects, and noises. GREDA (Gate Reliability EDA) was developed for **ALGORITHMS** FOR RELIABILITY very accurate gate reliability estimates. GREDA's results were taken to the system level by CR-EDA<sup>2</sup> (Circuit Reliability EDA for Evaluating Design Alternatives). Both tools are Bayesian-based and consider input vectors, device variations, and noises. Noises on wires and various non-Gaussian distributions have been investigated jointly with novel (patentable) statistical design concepts. **APPLICATIONS** An interesting application is represented by smart/associative memory. A content addressable **SMART** memory (CAM) is looking for an exact match. Typical examples include: the cache and the virtual **ASSOCIATIVE MEMORIES** page addressing (microprocessors), and the address lookup (Internet servers). A bio-inspired associative memory relies on best-match, returning one or more matches sorted by a given metric. Advantages: could deal with missing data and errors, could generalize, etc. **HIGH-PERF** The plan here is to evaluate solutions for ultra-fast en/decryption allowing for wire-speed **EN/DECRYPTION** implementation of public-key (e.g., RSA, ECC) and symmetric key (e.g., AES) cryptosystems. **EN/DECODING** Algorithms for en/decoding (e.g., JPEG, MPEG, etc., based on FFT/DCT) should also be targeted. "Results! ... D know several thousand things that won't work." **AWARDS** Thomas Edison 3 VISITING 2015 Erasmus Mundus (Visiting Prof.) European Union (TU Dresden/CfAED) 2013 Erasmus Mundus (Nano Scholar) European Union (TU Dresden/CfAED) 2005 - 2011 Visiting Professor Ulster University (UK) **5** FELLOWSHIPS 1999 - 2001 Rose Research Fellowship Rose Research (USA) 0.1% 1996 - 1998 Director's Postdoctoral Fellowship Los Alamos National Laboratory (USA) 1.0% 1994 - 1996**HCM** Research Fellowship European Union (King's College London, UK) 0.1%

VALERIU BEIU | JANUARY 2022 CURRICULUM VITAE | 13

Concerted Research Action (Flemish Community)

Katholieke Universiteit Leuven (Belgium)

Ministry of Science & Education (Romania)

0.1%

1.0%

0.1%

Fulbright Commission (USA)

1993 - 1994

1991 - 1993

1975 - 1980

1991

Research Fellowship

Fulbright Fellowship

**2** SCHOLARSHIPS

Doctoral Scholarship

National Merit Scholarship

	OTHER RECOGNITIONS		
2021	Top 2% scientists worldwide	Stanford & Scopus	2.0%
2020	Best Paper Award	ICCCC'20	2.0%
2018	Best Paper Award	IEEE ICCCC'18	2.0%
2016	Excellence Award	UAV	1.0%
2009	Research Affairs Recognition Award	UAEU	1.0%
2009	Best Excellence in Scholarship Award		2.0%
2008	Best Paper Award	UAEU Annual Research Conference	1.0%
2003	Two Patents	US PTO (2)	1.0 /0
2003	Six Patents	US PTO (3), Taiwan PTO (3)	
2002		cy "VLSI implementations of neural networks"	
2001	Two Patents	US PTO (2)	
2000	Best Paper Award	IEEE CAS'2000	1.0%
1996	Senior Member	IEEE	8.0%
1994	PhD summa cum laude		
1994	One Patent	Katholieke Universiteit Leuven (Belgium) Romanian PTO (1)	5.0%
			1 00/
1980	Best MSc Thesis Award     Deat Base Awards (these times)	University "Politehnica" of Bucharest (Romania)	1.0%
1980	Best Paper Awards (three times)	University "Politehnica" of Bucharest (Romania)	1.0%
1977	Best Paper Awards (two times)	University "Politehnica" of Bucharest (Romania)	1.0%
1975	Highest Award (at graduation)     Gold Model (First Bries (form times))	National College of Informatics (Romania)	0.5%
1971 – 1975	<ul> <li>Gold Medal/First Prize (four times)</li> </ul>	Romanian Physics Olympiad	0.1%
ADDITIONAL	INFORMATION		
	MEMBERSHIP		
1999	Marie Curie Fellowship Association		MCFA
	<ul> <li>Association for Computing Machiner</li> </ul>	<i>V</i>	ACM
1992		, e of Electrical and Electronics Engineering	IEEE
1002	International Neural Network Society		INNS
1991	- Founding Member European Neural N		ENNS
1001	Expert of the Romanian Academy of a second record rec	•	
1979		Science	2,1,10
1070	Lions Club International (Centre International)		CIRU
1070			
2019 –	Lions Club International (Centre International)	national de Rencontres Universitaire)	
	<ul> <li>Lions Club International (Centre International)</li> <li>MISCELLANEOUS</li> </ul>	national de Rencontres Universitaire) Council	CIRU
2019 –	Lions Club International (Centre International Centre International	national de Rencontres Universitaire) Council	CIRU Member
2019 – 2017 – 2018	Lions Club International (Centre International Centre International Centre International Centre International Centre International Control of Education Education Education Advisory Group  - Lions Club International (Centre International Centre Internationa	Council lecree nr. 3991/06.06.2017)	CIRU Member <i>Member</i>
2019 – 2017 – 2018 2013 – 2015	Lions Club International (Centre International Centre International	Council lecree nr. 3991/06.06.2017)	CIRU  Member  Member  Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015	Lions Club International (Centre International Centre International	Council Decree nr. 3991/06.06.2017)  ATIC) Advisory Board	Member Member Member Member Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013	Lions Club International (Centre International Centre International Centre International Centre International Centre Internation Council Centre Internation Centre Internation Centre Internation Centre International	Council lecree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)	Member Member Member Member Chair Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013 2014 - 2015	Lions Club International (Centre International Centre International	Council lecree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)	Member Member Member Member Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013 2014 - 2015 2010 - 2013	Lions Club International (Centre International Centre International Centre International Centre International Centre Internation Council Centre Internation Centre Internation Centre Internation Centre International	Council lecree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)	Member Member Member Member Chair Member Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013 2014 - 2015 2010 - 2013 2008 - 2013	Lions Club International (Centre International Centre International	Council lecree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)	Member Member Member Member Chair Member Member Member Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013 2014 - 2015 2010 - 2013 2008 - 2013 2008 - 2011	— Lions Club International (Centre International Centre International Ce	Council Decree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)  Committee	Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013 2014 - 2015 2010 - 2013 2008 - 2013 2008 - 2011 2007 - 2009	MISCELLANEOUS  UAV Faculty of Exact Sciences College MEN CNATDCU (Ministry of Education DUAEU Promotion Advisory Group UAEU Mubadala Technology (previously CIT Promotion Committee CIT Promotion Committee (except 200 CIT Peer Evaluation of Teaching (PET) UAEU Council (representing CIT) UAEU Graduate Research Studies Board UAEU Graduate Council UAEU Technical Task Force (inspecting a	Council Decree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)  Committee	Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013 2014 - 2015 2010 - 2013 2008 - 2013 2008 - 2011 2007 - 2009 2006 - 2010	MISCELLANEOUS  UAV Faculty of Exact Sciences College MEN CNATDCU (Ministry of Education DUAEU Promotion Advisory Group  UAEU Mubadala Technology (previously CIT Promotion Committee  CIT Promotion Committee (except 200  CIT Peer Evaluation of Teaching (PET)  UAEU Council (representing CIT)  UAEU Graduate Research Studies Board  UAEU Graduate Council  UAEU Technical Task Force (inspecting at UAEU Research Affairs Committee)	Council Decree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)  Committee	Member Member Member Member Chair Member Member Member Member Member Member Member Member Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013 2014 - 2015 2010 - 2013 2008 - 2013 2008 - 2011 2007 - 2009 2006 - 2010 2006 - 2007	MISCELLANEOUS  UAV Faculty of Exact Sciences College MEN CNATDCU (Ministry of Education E UAEU Promotion Advisory Group UAEU Mubadala Technology (previously CIT Promotion Committee CIT Promotion Committee CIT Preer Evaluation of Teaching (PET) UAEU Council (representing CIT) UAEU Graduate Research Studies Board UAEU Graduate Council UAEU Technical Task Force (inspecting a UAEU Research Affairs Committee UAEU IT Receiving Committee	Council Decree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)  Committee	Member
2019 2017 - 2018 2013 - 2015 2009 - 2015 2013 - 2015 2005 - 2013 2014 - 2015 2010 - 2013 2008 - 2013 2008 - 2011 2007 - 2009 2006 - 2010	MISCELLANEOUS  UAV Faculty of Exact Sciences College MEN CNATDCU (Ministry of Education DUAEU Promotion Advisory Group  UAEU Mubadala Technology (previously CIT Promotion Committee  CIT Promotion Committee (except 200  CIT Peer Evaluation of Teaching (PET)  UAEU Council (representing CIT)  UAEU Graduate Research Studies Board  UAEU Graduate Council  UAEU Technical Task Force (inspecting at UAEU Research Affairs Committee)	Council Decree nr. 3991/06.06.2017)  ATIC) Advisory Board  7 – 2008)  Committee	Member Member Member Member Chair Member Member Member Member Member Member Member Member Member

2009 – 2011	CIT Graduate Prograi	Chair			
2005 – 2011	CIT Research & Grad	Chair			
2005 – 2008	CIT Laboratories & E	Chair			
2005 – 2006	CIT Recruitment Con				Chair
2006 – 2011	CIT Strategic Plannin	•			Member
2006 – 2010	CIT Recruitment Con				Member
2006 – 2009	CIT Honors Committe				Member
2006 – 2007		mance Assessment Commit	tee		Member
2005 – 2011	CIT College Council				Member
2005 – 2008	CIT Curriculum Comr	nittee			Member
2022	External examiner f	for one PhD thesis (member	of the examination	committee)	
2021		for one PhD thesis (member		•	
2009		for one PhD thesis (member		-	
2008		for four PhD theses (member		-	
2007		for one PhD thesis (member		· ·	
2007		HCT Men's College, Abu Dha			
2006		for one PhD thesis (member		-	
2005		for one PhD thesis (member		-	
[]	External examiner	of one i the thesis (member	or the examination	Committee	
[]					
2001 – 2005	Member of the EEC	S Graduate Studies Commit	tee		WSU
2001 – 2005	<ul> <li>Member of the Cor</li> </ul>	nputer Engineering (Program	) Committee		WSU
1998 – 2001	<ul> <li>International Comp</li> </ul>	uter Science Conventions/A	cademic Advisory	Board	ICSC
1997 – 1998	• Program Chairman	LANL			
1985 – 1990	<ul> <li>Secretary of the IV</li> </ul>	UPB			
1987 JULY	<ul> <li>Chair of the Stude</li> </ul>	UPB			
1985 – 1990	<ul> <li>Chair of the Stude</li> </ul>	UPB			
2021	o Editorial Doord	Mathamatica			MDDI
2021 –	Editorial Board     Editorial Board	Mathematics Applied Sciences			MDPI
2020 –	Editorial Board  According Follows	Springer			
2010 – 2016	<ul> <li>Associate Editor Nano Communication Networks</li> <li>Associate Editor IEEE Transactions on VLSI Systems</li> </ul>				Elsevier
2011 – 2015	Associate Editor	IEEE			
2009	Emerging Technolo	IEEE			
2005 – 2008	<ul> <li>Associate Editor IEEE Transactions on Neural Networks</li> <li>Established and leading Nano-ART = Nano Architectural Research Team</li> </ul>				
2006 –		•	cnitectural Researci	n ream	IEEE OO
2005	Task Force on Nan	IEEE-CS			
2003	• Member of the Nov	vel Nanoarchitectures Study	Group CVV4		SRC-NNI
2022 reviews	<ul><li>(ongoing)</li></ul>	8 Romania	1 PhD	3 journals	
2021 reviews	_	5 Romania	1 PhD	15 journals	12 conferences
2020 reviews	_	1 Romania		16 journals	18 conferences
2019 reviews	_	1 Romania		7 journals	8 conferences
2018 reviews	_	2 Romania		17 journals	14 conferences
2017 reviews	_	3 Romania		5 journals	9 conferences
2016 reviews	_	9 Romania		2 journals	22 conferences
2015 reviews	_			8 journals	42 conferences
2014 reviews	– 1 NSF			30 journals	45 conferences
2013 reviews	– 1 NSF			31 journals	58 conferences
				•	

2012 reviews	_					2 MSc	33 journals	46 conferences
2011 reviews	<ul><li>7 NSF</li></ul>	2 EU					19 journals	31 conferences
2010 reviews	_	1 EU		1 Cypru	IS		14 journals	24 conferences
2009 reviews	_	1 EU	1 Belgium	1 Cypru	IS	1 PhD	13 journals	25 conferences
2008 reviews	– 8 NSF	1 EU	1 Switzerland			4 PhD	15 journals	33 conferences
2007 reviews	<ul><li>9 NSF</li></ul>	1 EU			1 book	1 PhD	9 journals	28 conferences
2006 reviews	– 1 NSF		1 Switzerland		2 books	1 PhD	15 journals	15 conferences
2005 reviews	– 1 NSF		1 Belgium		1 book	1 PhD	5 journals	11 conferences
[]								
LINKS								
	To presen	JTATIONS /	PUBLICATIONS					
2020								
2020	• Land of the			taua Ca		: C C-	ICCCC'2	<b>1</b>
			nference on Com	-		ions & Co	ntroi iuuuu 20	J
			ea, Romania, Ma <sup>.</sup> .ro/m/filer  public	•		٩ŧ		
	пцр://	univagora	.ro/m/mer_public	;/ZUZU/U3/	zo/peiu.p	uı		
2014	Bio-Inspire	ed Designi	ng with Arrays					
	CMOS	Emerg. T	ech. Res. CMOSI	ETR'14, Gi	renoble, Fr	ance, Jul	y 8, 2014	
	https:/	//books.go	ogle.ca/books?id	I=0L3aAv	waaqbaj	l&pg=PA	102	
2013	• Mby Piolo	av Con	. and Silicon (	Con'+2				
2013	•	• .	. and Silicon C many, July 11, 20		c://nana ti	ı droedon	do/cominar/1	000
			Introduction Cle	=			.ue/Semmai/ i	003
			many, April 11, 2	-	=		de/seminar/1	103
	ТОБІС	suen, dei	ilially, April 11, 2	.010, nttp	3.//IIdiio.ti	u-ui esueii	i.ue/semmai/ i	100
2010	<ul> <li>On Brain Ir</li> </ul>	nspired Na	ano Interconnects	s (tutorial)				
	IEEE Intl. Joint Conf. Neural Nets. IJCNN'10, Barcelona, Spain, July 18, 2010						0	
	https:/		org/professional-o	· ·		=		
		=	ieeetv.ieee.org/p	=	_			
		https://ieeetv.ieee.org/player/embed_play/130008/videowidth  Trustworthy Wings of the Mysterious Butterflies						
	Intl. Nanotech. Conf. INC6, Grenoble, France, May 19, 2010							
2003 – 2015	2003 – 2015 • Semiconductor Research Corporation (publications)							
			c.org/texis/searcl	-		ery=Beiu	I	
0: 1000		NI di						
Since 1996			I Laboratory (pub	-	alassa laa			
	https://www.lanl.gov/library/find/reports/index.php https://www.osti.gov/search/semantic:Beiu							
	nttps:/	/www.us	u.gov/search/ser	папис:Бе	ıu			
	RELATED T	O VITA						
1971 – 1975	• "Tudor Via	nu" Natio	nal College of Info	ormatics	http://p	ortal.lbi.rd	<b>o</b> /	
1975 – 1980	• University	"Politaba	ica" of Bucharest		https://	upb.ro/en	/	
1373 - 1300	=		ol & Computers	•	· -	-	/ o/en/home/ab	out-us/
		Departme				cs.pub.ro		out-us/
		supervisor			· -	-		lircea Petrescu
	17100 3	.apoi vio0i			ро.//	. 5. vv ikipo	y, vviiti, iv	504_1 0110004
1980 – 1982	Research I	Institute fo	or Computer Tech	nniques	https://	www.itc.	ro/	

1982 – 2001	University "Politehnica" of Bucharest     Faculty of Control & Computers     CS&E Department	https://upb.ro/en/ https://acs.pub.ro/en/home/about-us/ https://cs.pub.ro/
1991 – 1994	<ul> <li>Katholieke Universiteit Leuven         Faculty of Engineering         EE Department (ESAT)         PhD supervisor     </li> </ul>	https://www.kuleuven.be/english/ https://eng.kuleuven.be/en https://www.esat.kuleuven.be/english/ https://www.esat.kuleuven.be/stadius/person.php?id=18
1994 – 1996	King's College London     School of Natural & Mathematical Sciences     Department of Mathematics     Centre for Neural Networks     See https://www.kci	http://cordis.europa.eu/tmr/src/grants/chbi/chbig_ro.htm [not active anymore; old link archived in 2009] https://www.kcl.ac.uk/ https://www.kcl.ac.uk/nmes/ https://www.kcl.ac.uk/mathematics/ http://www.mth.kcl.ac.uk/cnn/ [old link; not active] l.ac.uk/mathematics/about/history-of-the-department https://en.wikipedia.org/wiki/John_GTaylor
1996 – 1998	Los Alamos National Laboratory     Nonproliferation & International Security	https://www.lanl.gov/ http://nis-www.lanl.gov/ [old link; changed]
1998 – 2001	RN2R/Rose Research LLC	https://patents.justia.com/assignee/rn2r-l-l-c
2001 – 2005	Washington State University     School of EE&CS	https://wsu.edu/ https://school.eecs.wsu.edu/
2005 – 2011	University of Ulster     Intelligent System Research Centre	https://www.ulster.ac.uk/ Revamped/updated (several times since inception) https://www.ulster.ac.uk/research/topic/computer- science/intelligent-systems-research-centre
2005 –	United Arab Emirates University     College of Information Technology	https://www.uaeu.ac.ae/en/ https://cit.uaeu.ac.ae/en/
2015 –	"Aurel Vlaicu" University of Arad	https://uav.ro/en/

PUBLICATIONS	290	38 INVITED AND 8 BES	T PAPER AWARDS (BESIDES 51 OTHER CONF	S. AND 71 TEC	H. REP.)			
CITED	1767	HAND COUNTED (EXCLU	DING SELF-CITATIONS) — UPON REQUEST P	UBLICATIONS	H INDEX			
~850/550	850/550	Web of Science (all/	excluding self-citation all databases)	156	14			
	845	https://publons.com/r	esearcher/2405210/valeriu-beiu/	150	14			
~1300	1315	Scopus	(all, i.e., including self-citations)	169	17			
		https://www.scopus.o	com/authid/detail.url?authorld=7004865	225				
		https://www.scopus.com/authid/detail.uri?authorld=57208794980						
		https://orcid.org/0000	-0001-8185-956X	185				
~2000	2039	Semantic Scholar	(all, i.e., including self-citations)	245 (74 HIC	;)			
	1213	https://www.semanti	cscholar.org/author/Valeriu-Beiu/5058249	98 131 (38 HIC	3) 19			
	774	https://www.semanti	cscholar.org/author/VBeiu/49071642	109 (34 HIC	3) 14			
	52	https://www.semanti	cscholar.org/author/Beiu/66263354	5 ( 2 HIC	3) 4			
~2700	2714	Google Scholar	(all, i.e., including self-citations)					
		http://scholar.google.d	com/citations?user=u_PrdFwAAAAJ	292	25			



INVITED	ORGANIZED/PRESENTED	PENDING
SESSIONS/WORKSHOPS	13	1
KEYNOTE/PLENARY/PANEL	26	1
TUTORIALS	18	
LECTURES/SEMINARS	52	
Presentations	70	
PRESENTATIONS TO INDUSTRY	46	
TOTAL	. 2	27

INVITED	Sessions/Workshops	14
S <sub>14</sub>	L. Daus, RM. Beiu, and V. Beiu: TBD International Conference on Computers, Communications and Control ICCCC 2022 Baile Felix, Oradea, Romania, May 16-20, 2022 <a href="http://univagora.ro/en/icccc2022/">http://univagora.ro/en/icccc2022/</a>	Session
S <sub>13</sub>	M. Jianu, VF. Dragoi, and V. Beiu: Rebooting Reliability – From Maths to Circuits International Workshop on Soft Computing Applications SOFA 2020 Virtual conference ( <a href="https://www.sofa-org.eu/2020/">https://www.sofa-org.eu/2020/</a> ), November 27-29, 2020	Session
S <sub>12</sub>	V. Beiu: On Brain-Inspired Nano-Architectures International Conference on Computers, Communications and Control ICCCC'20 Virtual conference, May 11-15, 2020	Session
S <sub>11</sub>	V. Beiu: On Brain-Inspired Nano-Architectures  IEEE International Conference on Computers, Communications and Control ICCCC'18  Baile Felix, Oradea, Romania, May 08-12, 2018	Session
S <sub>10</sub>	R. Andonie, D. Davendra, and V. Beiu: Computational Intelligence Methods IEEE International Conference on Computers, Communications and Control ICCCC'16 Baile Felix, Oradea, Romania, May 10-14, 2016	Session
$S_9$	V. Beiu, and W. Ibrahim: Towards Brain Inspired Interconnects and Circuits International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18, 2009	Workshop
S <sub>8</sub>	M.J. Avedillo, J.M. Quintana, and V. Beiu: Emerging Technologies Applied to Nanoelectronics IEEE International Conference on Design of Circuits and Integrated Systems DCIS'07 Seville, Spain, November 22, 2007	Session
<b>S</b> <sub>7</sub>	U. Rückert, and V. Beiu: Neural Inspired Architectures for Nanoelectronics International Work-Conference on Artificial Neural Networks IWANN'07 San Sebastian, Spain, May 19, 2007	Session
S <sub>6</sub>	V. Beiu, and U. Rückert: Brain Inspired Emerging Nanoarchitectural Design and Technical Challenges IEEE International Joint Conference on Neural Networks IJCNN'04 Budapest, Hungary, July 28, 2004	Session
<b>S</b> <sub>5</sub>	V. Beiu, and U. Rückert: Neural-inspired Architectures for Nanoelectronics Neural Information Processing Systems NIPS'03 Whistler, Canada, December 12-13, 2003	Workshop
S <sub>4</sub>	V. Beiu: Threshold Gates – Past, Present, and Future International Work-Conference on Artificial Neural Networks IWANN'03 Menorca, Spain, June 4, 2003	Session

<b>J</b> <sub>3</sub>	v. Dela.	International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Spain, February 9, 1998	06331011
$S_2$	R. Ando	nie, and V. Beiu: International Workshop on Neural Research Priorities NeuroTop'97 Braşov, Romania, May 27-28, 1997	Workshop
S <sub>1</sub>	V. Beiu,	and R. Andonie: Shaping the Hardware Solutions for the Third Millennium ANITA'96 Uppsala, Sweden, December 9-10, 1996	Workshop
NVITED	KEYNOTE	/Plenary/Panel	27
K <sub>27</sub>	V. Beiu:	A(nother) Game of Shadows International Conference on Computers, Communications and Control ICCCC 2022 Baile Felix, Oradea, Romania, May 16-20, 2022 <a href="http://univagora.ro/en/icccc2022/keynote/">http://univagora.ro/en/icccc2022/keynote/</a>	Keynote
K <sub>26</sub>	V. Beiu:	The Unfolding Road from Dust to Trust International Conference Advances in 30M, Timisoara, Romania, December 13-16, 2021 <a href="http://3om-group-optomechatronics.ro/advances-in-3om-conference-2021/plenary-speakers/">http://3om-group-optomechatronics.ro/advances-in-3om-conference-2021/plenary-speakers/</a>	Keynote
K <sub>25</sub>	V. Beiu:	Chips (Shortages), Technology and Taxes International Students' Scientific Communications Session SICSS 2021 Arad, Romania, June 5, 2021	Plenary
K <sub>24</sub>	V. Beiu:	Why Reliability Is Such a Nemesis – Rebooting Computing Reliability International Workshop on Soft Computing Applications SOFA 2020 Virtual conference, November 27-29, 2020 ( <a href="https://www.sofa-org.eu/2020/">https://www.sofa-org.eu/2020/</a> )	Keynote
K <sub>23</sub>	V. Beiu:	Quantum AI from the Ground Up International Students' Conference StudMath-IT 2020 Virtual conference, November 26-27, 2020 ( <a href="https://studmathit.uav.ro/">https://studmathit.uav.ro/</a> )	Keynote
K <sub>22</sub>	V. Beiu:	Rise of the Al Chips International Students' Scientific Communications Session SICSS 2020 Virtual conference, June 27, 2020 ( <a href="https://aurelvlaicuuniversityofarad.my.webex.com/meet/b">https://aurelvlaicuuniversityofarad.my.webex.com/meet/b</a>	Keynote <u>alas</u> )
K <sub>21</sub>	V. Beiu:	Land of the Giants Al Chips International Conference on Computers, Communications and Control ICCCC 2020 Virtual conference, May 11-15, 2020 ( <a href="http://univagora.ro/en/icccc2020/keynote/">http://univagora.ro/en/icccc2020/keynote/</a> )	Keynote
K <sub>20</sub>	V. Beiu:	Why AI Hardware Makes (Perfect) Sense Now Euro-China Conference on Intelligent Data Analysis and Applications ECC'19 Arad, Romania, October 15-18, 2019 ( <a href="https://www.ecc2019.ro/invited-speaker/">https://www.ecc2019.ro/invited-speaker/</a> )	Keynote
K <sub>19</sub>	V. Beiu:	Seeing is Believing International Workshop on Soft Computing Applications SOFA'18 Arad, Romania, September 15, 2018	Keynote
K <sub>18</sub>	V. Beiu:	Photonics and the Brain International Conference on Lasers in Medicine ICLM'17 Timisoara, Romania, July 15, 2017	Plenary
K <sub>17</sub>	V. Beiu:	Why the Brain Can and the Computer Can't International Workshop on Soft Computing Applications SOFA'16 Arad, Romania, August 25, 2016	Keynote
_	V. Beiu:	Brain versus Computer Revisited Asia-Pacific Conference on Electrical Electronics and Engineering AEEE'15 Dubai, UAE, November 18-19, 2015 [Canceled]	Keynote

Session

 $S_3$ 

V. Beiu: The Next Generation of Neural Networks Chips

K <sub>16</sub>	V. Beiu: On the Reliability Accuracy Challenge — Grappling with a Seemingly Intractable Problem European Dependable Computing Conference EDCC'12 Sibiu, Romania, May 11, 2012	Keynote
K <sub>15</sub>	T.G. Noll, P. Horn, N. Menezes, V. Beiu, and D. Hammerstrom Alternative Minimum-Energy Computing Paradigms (Brain-inspired Information Processors) International Forum on Minimum Energy Electronic Systems MEES'10 Abu Dhabi, UAE, May 23-24, 2010	Panel
K <sub>14</sub>	V. Beiu: Trustworthy Wings of the Mysterious Butterflies (Brain-inspired Information Processing) International Nanotechnology Conference on Communication and Cooperation INC6 Grenoble, France, May 19, 2010	Keynote
K <sub>13</sub>	V. Beiu: Connectivity and Scalability Issues for Biologically Plausible Nano-electronic Systems International Workshop on Brain-Inspired Electronic Circuits & Systems BIECS'09/ESSDERC'09 Athens, Greece, September 18, 2009	Keynote
K <sub>12</sub>	C. Constantinescu, J.A. Abraham, V. Beiu, H. Naeimi, A. Somani, and S. Wang Scaling Towards Nanometer Size Devices – Issues and Solutions Workshop on Dependable and Secure Nanocomputing WDSN'09 (IEEE/IFIP DSN'09) Estoril/Lisbon, Portugal, June 29, 2009 <a href="http://webhost.laas.fr/TSF/WDSN09/WDSN09_files/Slides/WDSN09_12-Beiu.pdf">http://webhost.laas.fr/TSF/WDSN09/WDSN09_files/Slides/WDSN09_12-Beiu.pdf</a>	Panel
K <sub>11</sub>	V. Beiu: Electrons Behaving Badly Information Electronics Systems Global Center of Excellence GCoE'08 Tohoku University, Sendai, Japan, July 14, 2008	Plenary
K <sub>10</sub>	S. Bhabhu, R.A. Parekhji, M. Nicolaidis, V. Beiu, and M.Y. Zhang Mitigating Reliability, Yield and Power Issues in Nano-CMOS: Design or EDA Problem? IEEE International VLSI Test Symposium VTS'08, San Diego, CA, USA, April 30, 2008	Panel
K <sub>9</sub>	V. Beiu: Quo Vadis Nano-electronics Information Electronics Systems Global Center of Excellence GCoE'07 Tohoku University, Sendai, Japan, November 27, 2007	Plenary
K <sub>8</sub>	V. Beiu: What Do Shannon, von Neumann, Kolmogorov, and Feynman Have to Do with Moore?  IEEE International Symposium on Multiple Valued Logic ISMVL'07  Oslo, Norway, May 14, 2007	Plenary
K <sub>7</sub>	V. Beiu: What Do Moore, von Neumann and Kolmogorov Have in Common?  IEEE International Conference on Computer Systems and Applications AICCSA'06  Sharjah, UAE, March 9, 2006	Keynote
K <sub>6</sub>	V. Beiu: The Quest for Reliable Nano Computations IEEE International Conference on Microelectronics ICM'05 Islamabad, Pakistan, December 13, 2005	Plenary
K <sub>5</sub>	U. Rükert, and V. Beiu: Neural Inspired Architectures for Nanoelectronics IEEE International Conference on Intelligent Computing and Information Systems ICICIS'05 Cairo, Egypt, March 5-7, 2005	Plenary
K <sub>4</sub>	V. Beiu: On Biological and Hardware Neural Networks International Joint Meeting of the AMS and SMM Denton, TX, USA, May 21, 1999	Keynote
<b>K</b> <sub>3</sub>	V. Beiu: 2D Neural Hardware vs 3D Biological Ones International ICSC Symposium on Neural Computations NC'98 Vienna, Austria, September 22, 1998	Plenary

K<sub>2</sub> V. Beiu: Neural Inspired Parallel Computations Require Analog Processors International Conference on Parallel Computing and Electrical Engineering PARELEC'98 Bialystok, Poland, September 4, 1998

Keynote

Plenary

K<sub>1</sub> V. Beiu: How to Build VLSI-Efficient Neural Chips International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Spain, February 11, 1998

INVITED TUTORIALS 18

- V. Beiu: On Brain-Inspired Nano-Architectures
  IEEE International Conference on Computers, Communications and Control ICCCC'18
  Baile Felix, Oradea, Romania, May 08-12, 2018 (http://univagora.ro/en/icccc2018/keynote/)
- V. Beiu, S.R. Cowell, L. Dauş, and P. Poulin: The Brain and the Computer Revisited Once Again IEEE International Nanotechnology Conference IEEE-NANO'16 Sendai, Japan, August 22, 2016 <a href="http://nano.papercept.net/conferences/conferences/NANO16/program/NANO16">http://nano.papercept.net/conferences/conferences/NANO16/program/NANO16</a> ContentListWeb 1.html
- V. Beiu, P.M. Kelly, and W. Ibrahim: On Brain Inspired Nano Interconnects IEEE International Joint Conference on Neural Networks IJCNN'10 (part of WCCI'10) Barcelona, Spain, July 18, 2010 <a href="https://ieeetv.ieee.org/player/embed\_play/130009/videowidth">https://ieeetv.ieee.org/player/embed\_play/130009/videowidth</a> & /130008/videowidth
- V. Beiu, and P.M. Kelly: On Brain Inspired Interconnects for Nano-electronics International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 19, 2009
- V. Beiu, and W. Ibrahim: On Reliability When Down to a Handful of Electrons IEEE International Nanotechnology Conference IEEE-NANO'09 Genoa, Italy, June 27, 2009
- V. Beiu: On Brain Inspired Low-Power Redundant Designs for Silicon Nano-electronics and Beyond IEEE Annual Conference of the Industrial Electronic Society IECON'07 Taipei, Taiwan, November 5, 2007
- T<sub>12</sub> V. Beiu: On Brain-Inspired Redundant Designs IEEE International Conference on Design and Technology of Integrated Systems DTIS'07 Rabat, Morocco, September 2, 2007
- V. Beiu, and W. Ibrahim: Dealing with the Reliability Challenge for Semiconductor Nano-electronics and Beyond IEEE International Midwest Symposium on Circuits and Systems MWSCAS'07 Montreal, Canada, August 5, 2007
- V. Beiu, and W. Ibrahim: Emerging Fault-Tolerant Designs for Novel Nano-Architectures IEEE International Conference on Nanotechnology IEEE-NANO'07 Hong Kong, China, August 2, 2007
- V. Beiu, J. Nyathi, S. Aunet, and M.H. Sulieman: Femto Joule Switching for Nano Electronics IEEE International Conference on Computer Systems and Applications AICCSA'06 Sharjah, UAE, March 8-11, 2006
- T<sub>8</sub> V. Beiu: Design Challenges for Nanoelectronics International Conference on Innovations in Information Technologies IIT'05 Dubai, UAE, September 26-28, 2005
- T<sub>7</sub> V. Beiu, and S. Roy: Practical Redundant Designs for Nano Architectures Novel Theoretical Results International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04 Krakow, Poland, September 17, 2004

- V. Beiu, J.M. Quintana, M.J. Avedillo, and P.-S. Wu: Threshold Logic From Vacuum Tubes to Nanoelectronics IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03 Nanjing, China, December 14-17, 2003
- V. Beiu, J.M. Quintana, and M.J. Avedillo: Threshold Logic From TTL to Quantum Computing IEEE International Joint Conference on Neural Networks IJCNN'03 Portland, OR, USA, July 20-24, 2003
- T<sub>4</sub> V. Beiu: How to Build VLSI-Efficient Neural Chips International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Canary Islands, Spain, February 9-13, 1998
- T<sub>3</sub> V. Beiu: Kolmogorov's Superpositions and New Mixed Analog/Digital Architectures Brazilian Symposium on Neural Networks IV SBRN, Goiania, Brazil, December 4, 1997
- T<sub>2</sub> V. Beiu: Entropy, Constructive Neural Learning, and VLSI Efficiency International Workshop on Neural Research Priorities in Data Transmission and EDA NEuroTop'97 Braşov, Romania, May 27, 1997
- V. Beiu: Overview of the Present State-of-the-Art of Hardware Implementations of Neural Networks Brazilian Symposium on Neural Networks SBRN'96, Recife, Brazil, November 13, 1996

### INVITED LECTURES/SEMINARS

52

- V. Beiu: Chips (shortages), Technology and Taxes International Students Scientific Communications Session SSCS'21, Arad, Romania, June 14, 2021
- V. Beiu: Quantum AI from the Ground Up International Students Conference StudMath-IT'20, Arad, Romania, November 26, 2020
- L<sub>50</sub> V. Beiu: Rise of the Al Chips
  International Students Scientific Communications Session SSCS'20, Arad, Romania, June 27, 2020
- L<sub>47-49</sub> V. Beiu: Bio-Inspired Cellular Nano-Architectures
  - International Students Scientific Communications Session SSCS'19, Arad, Romania, June 14, 2019
  - Mærsk Mc-Kinney Møller Institute, South Denmark University, Odense, Denmark, October 11, 2018
  - International Students Scientific Communications Session SSCS'17, Arad, Romania, June 7, 2017
- V. Beiu: Deciphering the Low Level Reliability Schemes of the Brain
   Enabled by Abraham de Moivre, Edward F. Moore, and Claude E. Shannon
   Department of Informatics Scientific Seminar, West University of Timisoara, Romania, March 8, 2017
- V. Beiu: From de Moivre to Moore-Shannon and Beyond
   Reliability Schemes Revealed by Atomic Resolution Microscopy
   Institute of Informatics Scientific Seminar, University of Szeged, Hungary, February 28, 2017
- V. Beiu: What's All the Fuss About the Brain?
   CIT Graduate Seminar, UAEU, Al Ain, UAE, May 27, 2015
- V. Beiu: Revealing the Reliability Scheme of the Neurons One Ion Channel at a Time UAEU Cognitive Science Research Series, UAEU, Al Ain, UAE, May 24, 2015
- V. Beiu: If Biology Can ... Why Can't Silicon? The Brain and the Computer TU Dresden, Dresden, Germany, July 11, 2013 <a href="http://nano.tu-dresden.de/pages/seminar-637.html">http://nano.tu-dresden.de/pages/seminar-637.html</a>
- V. Beiu: The Brain A Gentle Introduction Clearing Misconceptions TU Dresden, Dresden, Germany, April 11, 2013 <a href="http://nano.tu-dresden.de/pages/seminar\_623.html">http://nano.tu-dresden.de/pages/seminar\_623.html</a>

- V. Beiu: From Ion Channels to Future Nano-Architectures Beyond von Neumann Cellular Automata Chalmers University, Gothenburg, Sweden, November 2, 2012
- V. Beiu: Bio-inspired Arrays to the Rescue The Curse of Constant Failure Rates and Gaussian Distributions Chalmers University, Gothenburg, Sweden, October 29, 2012
- L<sub>38</sub> V. Beiu: On the Reliability Accuracy Challenge
  University of Ulster, Magee, UK, December 16, 2011
- V. Beiu: Reliability Prospects for Ultra Low Power Hybrid NEMS-CMOS UC Berkeley, Berkeley, CA, November 14, 2011
- V. Beiu: On Biologically Inspired Processing = Communication + Computation University of Ulster, Magee, UK, November 19, 2010
- L<sub>34-35</sub> V. Beiu: Brain Inspired Nano Architectures Electron Behaving Badly
   IEEE P/T Colloquium, Los Alamos National Laboratory, Los Alamos, NM, USA, April 15, 2008
   CIT Distinguished Lecture Series, College of IT, UAEU, Al Ain, UAE, March 13, 2008
- V. Beiu: On Brain Inspired Low-Power Redundant Designs for Silicon Nano-electronics and Beyond Khalifa University of Science, Technology and Research (KUSTAR), Sharjah, UAE, March 3, 2008
- V. Beiu: Fault Tolerant Brain Inspired Nano Architectures
   CIT Distinguished Lecture Series, College of IT, UAEU, Al Ain, UAE, April 2006
- V. Beiu: On Brain Inspired Nano Architectures There Are Plenty of Opportunities at the Top University of Ulster, Londonderry, UK, November 25, 2005
- V. Beiu: Great Challenges of Nanoelectronics There Are Plenty of Challenges at the Bottom University of Ulster, Londonderry, UK, November 23, 2005
- V. Beiu: Achieving High-Speeds at Ultra Low-Power Femto Joule Switching Nano Architectures Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, August 16, 2004
- V. Beiu: Highly Reliable Designs for Scaled CMOS and Other Nanodevices (SETs, RTDs, Molecular) Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, August 13, 2004
- L<sub>27</sub> V. Beiu: Review of Nanoelectronic Challenges and Some Plausible Solutions University "Politehnica" of Bucharest, Bucharest, Romania, August 9, 2004
- V. Beiu: On Novel (neural-inspired) Nano Architectures
  Washington State University, Pullman, WA, USA, November 7, 2003
- L<sub>24-25</sub> V. Beiu: Threshold Gates From TTL to Quantum Computing (Part I and Part II)
   Heinz Nixdorf Institute/University of Paderborn, Paderborn, Germany, July 2, 2003
   University of Paderborn, Paderborn, Germany, July 3, 2003
- V. Beiu: Advanced Real-Time-Radiography Graphical Object Selection (ARGOS) Washington State University, Pullman, WA, WA, USA, November 6, 2002
- V. Beiu: On VLSI Neural Computations Washington State University, Pullman, WA, USA, October 22, 2001
- V. Beiu: FastLogic and Its Applications
  Berkeley Wireless Research Center (BWRC), Berkeley, CA, USA, November 13, 2001
- V. Beiu: Neural Gates Noise Robust but Fan-in Limited University "Politehnica" of Bucharest, Bucharest, Romania, June 4, 2001
- V. Beiu: Neural Inspired Parallel Computations Require Analog Processors
   Centre National de la Recherche Scientifique (CNRS), Paris, France, September 18, 1998
- V. Beiu: Introduction to Hardware Implementations of Neural Networks (series of 3 lectures) State University of Sao Paulo, Sao Paulo, Brazil, December 8-10, 1997

- L<sub>15.17</sub> V. Beiu: Kolmogorov's Superpositions, Computer Architectures, and VLSI CAD
  - Dalle Molle Institute for Perceptual AI (IDIAP), Martigny, Switzerland, October 2, 1997
  - Paderborn University, Paderborn, Germany, September 30, 1997
  - Heinz Nixdorf Institute (HNI), Paderborn, Germany, September 29, 1997
- L<sub>14</sub> V. Beiu: 2D Neural Network Hardware vs 3D Biological Ones University Paris XII, Paris, France, September 22, 1997
- V. Beiu: Optimal Synthesis of Neural Circuits Using a Construction for Kolmogorov's Superpositions King's College London, London, UK, June 13, 1997
- L<sub>12</sub> V. Beiu: On Constructing Size- and VLSI-Optimal Neural Networks Royal Holloway University, Egham, UK, June 11, 1997
- V. Beiu: On Entropy Bounds with Application to Designing Constructive Neural Learning Algorithms Oxford University, Oxford, UK, June 9, 1997
- V. Beiu: Entropy and Efficient Neural Learning University "Politehnica" of Bucharest, Bucharest, Romania, June 2, 1997
- V. Beiu: Hardware Implementation of Neural Networks A Comprehensive Review Los Alamos National Laboratory, Los Alamos, NM, USA, February 7, 1997
- V. Beiu: Hardware Implementations of Neural Networks Where Are We, and Where Are We Going? Series of lectures, University of Pernambuco, Recife, Brazil, November 15-20, 1996
- L<sub>6-7</sub> V. Beiu: On the Complexity of Area- and Time-Efficient VLSI Implementations of Neural Networks
  - Royal Holloway University, Egham, UK, June 12, 1996
  - "Transilvania" University of Braşov, Braşov, Romania, December 19, 1995
- V. Beiu: VLSI-Efficient (Neural) Learning University "Politehnica" of Bucharest, Bucharest, Romania, May 22, 1995
- V. Beiu: Hardware Implementations of Neural Networks
  Center for Neural Networks, King's College London, London, UK, February 9, 1995
- V. Beiu: On Efficient Neural VLSI Implementations University "Politehnica" of Timişoara, Timişoara, Romania, November 21, 1994
- V. Beiu, and A. Florea: CAD Tools for PCs (series of lectures) AVERSA SA, Bucharest, Romania, May-June, 1991
- V. Beiu, and A. Florea: IBM PC Training (series of lectures)
  Ministry of National Defense, Bucharest, Romania, March April, 1991

Valeriu Beiu | January 2022 Invited | 7

- P<sub>70</sub> R.-M. Beiu, M. M. Balas, V. E. Balas, and V. Beiu: Seeing Is Believing International Conference on Optics, Photonics and Laser Technologies OPTICS & LASER-2019 San Francisco, CA,USA, June 3-5, 2019
- P<sub>69</sub> F.-D. Munteanu, A. Cavaco-Paulo, M. A. Mernea, and V. Beiu: Studies of Solvated Ions in Confined Spaces New Trends on Sensing-Monitoring-Telediagnosis for Life Sciences NT-SMT-LS'17 Bucharest, Romania, September 7-9, 2017
- P<sub>68</sub> V. Beiu: Photonic Techniques for Brain Imaging SPIE International Conference for Lasers in Medicine Timisoara, Romania, July 13-15, 2017
- P<sub>67</sub> V. Beiu, and M. Tache: On Threshold Voltage Variation-Tolerant Designs
  International Symposium on Research and Education in Innovation Era ISREIE'16
  Arad, Romania, December 8-10, 2016
- V. Beiu: Elucidating the Low Power of the Brain Why Ions Really Matter [Canceled]
   CMOS Emerging Technologies Research CMOSETR'16
   Montreal, Canada, May 25-27, 2016
- V. Beiu, and L. Dauş: Deciphering the Reliability Scheme of the Neurons One Ion Channel at a Time International Conference on Bio-inspired Information & Communication Technology BICT'14 Boston, MA, USA, December 1-3, 2014
- V. Beiu: Bio-Inspired Designing with Arrays When Distributions are Non-Gaussian CMOS Emerging Technologies Research CMOSETR'14, Grenoble, France, July 6-8, 2014 <a href="http://books.google.ca/books?id=0L3aAwAAQBAJ&pg=PA102">http://books.google.ca/books?id=0L3aAwAAQBAJ&pg=PA102</a>
- P<sub>64</sub> V. Beiu: What's All the Fuss About the Brain? A Few Large Brain Research Projects Cognitive Society Day, UAEU, Al Ain, UAE, May 20, 2014
- P<sub>63</sub> V. Beiu, A. Beg, and W. Ibrahim: Atto-Joule Gates for the Whole Voltage Range IEEE International Conference on Nanotechnology IEEE-NANO'11 Portland, OR, USA, August 15-19, 2011
- $P_{62}$  V. Beiu: Quo Vadis Nano Architectures [Why U $\times$ I Can Be Zero] The 3<sup>rd</sup> UAEU Physics Symposium, Al Ain, Abu Dhabi, UAE, May 5, 2011
- P<sub>61</sub> V. Beiu: Ultra Low Power Processing Should Be ... Biologically Inspired
  Masdar Institute of Science and Technology. Abu Dhabi, UAE, January 10, 2011
- P.M. Kelly, F. Tuffy, V. Beiu, and L.J. McDaid: Reduced Interconnects in Neural Networks Using a Time Multiplexed Architecture based on Quantum Devices International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009
- P<sub>59</sub> W. Ibrahim, and V. Beiu: A Bayesian-based EDA Tool for Nano-Circuits Reliability Calculations International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009
- P<sub>58</sub> V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid On Two-layer Hierarchical Networks: How Does the Brain Do This? International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009
- P<sub>57</sub> V. Beiu, W. Ibrahim, and R.Z. Makki: On Wires Holding a Handful of Electrons International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009

- V. Beiu, H. Amer, and M. McGinnity
  On Global Communications for Nano-Architectures: Brain versus Rent's Rule
  IEEE International Conference on Design of Circuits and Integrated Systems DCIS'07
  Seville, Spain, November 21-23, 2007
- P<sub>55</sub> R.M. Beiu, C.D. Stanescu, and V. Beiu: Nanostructured Fiber Optics as Highly Sensitive Mechanical Sensors International Trends in NanoTechnology TNT'07, San Sebastian, Spain, September 3-7, 2007
- V. Beiu: On Brain-inspired Nano-architectures An Inescapable Device-level Convergence? Center on Functional Engineered Nano Architectonics (FENA) University of California at Los Angeles (UCLA), Los Angeles, CA, USA, April 27, 2007
- P<sub>53</sub> V. Beiu: A Brain-inspired Perspective on Nano-Communications NanoMaterials'07, San Diego, CA, USA, April 23-25, 2007
- V. Beiu: The Quest for Redundant Computations When Neural-inspired Will Outperform Classical Architectures NSF Workshop on Architectures for Silicon Nanoelectronics and Beyond Portland State University, Portland, OR, USA, September 13-14, 2005
- P<sub>51</sub> V. Beiu: From Perceptrons to Neural Inspired Circuits and Nano Architectures Advanced Research and Development Agency (ARDA) Oak Ridge National Lab, Knoxville, TN, USA, April 11-12, 2005
- P<sub>47-50</sub> V. Beiu: From Neural Inspired Gates and Circuits to Nano Architectures
  - Centre National de la Recherche Scientifique (CNRS), Paris, France, July 2005
  - University of Rochester, Rochester, NY, USA, March 15, 2005
  - Rochester Institute of Technology, Rochester, NY, USA, March 14, 2005
  - Technical University of Graz, Graz, Austria, March 3, 2005
- V. Beiu: A Novel Highly Reliable Low-Power Nano Architecture When von Neumann Augments Kolmogorov IEEE International Conference on Application-specific Systems, Architectures and Processors ASAP'04 Galveston, TX, USA, September 27-29, 2004
- P<sub>45</sub> J. Nyathi, V. Beiu, and S. Aunet Femto Joule Switching — Review of Low Energy Design Styles for the Nano Era International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04 Krakow, Poland, September 13-17, 2004
- V. Beiu, J.M. Quintana, M.J. Avedillo, and M.H. Sulieman: Threshold Logic From TTL to Nanoelectronics IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03 Cairo, Egypt, December 27-30, 2003
- P<sub>43</sub> M.H. Sulieman, and V. Beiu: Review of Recent Full Adders Implemented in Single Electron Technology IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03 Cairo, Egypt, December 27-30, 2003
- P<sub>42</sub> S. Roy, V. Beiu, and M.H. Sulieman: Reliability Analysis of Some Nano Architectures
  Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P<sub>41</sub> J.M. Quintana, M.J. Avedillo, and V. Beiu: Beyond Threshold Logic Gates
  Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P<sub>40</sub> M.H. Sulieman, and V. Beiu: Characterization of Optimal Practical Adders for SET
   Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P<sub>39</sub> J. Nyathi, V. Beiu, S. Tatapudi, and D.J. Betowski: Low Power Charge Recycling Asynchronous Designs Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P<sub>38</sub> V. Beiu: Threshold Logic From the Early Days into the Nanoera

  Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003

- P<sub>37</sub> V. Beiu: Review of Silicon Nanoelectronics and Beyond Neural Information Processing System NIPS'03, Whistler, Canada, December 12-13, 2003
- P<sub>36</sub> V. Beiu: Designing with Perceptrons
  University of Paderborn, Paderborn, Germany, November 10, 2003
- P<sub>35</sub> V. Beiu: Advanced Real-Time-Radiography Graphical Object Selection (ARGOS) Washington State University, Pullman, WA, USA, October 11, 2002
- P<sub>34</sub> V. Beiu, H.E. Makaruk, D. Morgan, and L. Popa-Simil

  ARGOS Advanced RTR Graphical Object Selection

  Los Alamos National Laboratory, Los Alamos, NM, USA, July 24, 2002
- P<sub>23-33</sub> V. Beiu: On VLSI-Optimal Neural Computations
  - University of Hawaii, Honolulu, HI, USA, April 12, 2001
  - Rutgers University, Rutgers, NJ, USA, April 9, 2001
  - Boston University, Boston, MA, USA, April 6, 2001
  - University of Texas at Arlington, Arlington, TX, USA, April 2, 2001
  - Rochester Institute of Technology, Rochester, NY, USA, March 22, 2001
  - California Polytechnic State University, San Luis Obispo, CA, USA, March 19, 2001
  - University of Wisconsin Milwaukee, Milwaukee, WI, USA, March 9, 2001
  - University of California at Riverside, Riverside, CA, USA, March 2, 2001
  - Illinois Institute of Technology, Chicago, IL, USA, February 23, 2001
  - Washington State University, Pullman, WA, USA, February 9, 2001
  - Metroplex Institute for Neural Dynamics (MIND), Dallas, TX, USA, November 4, 2000
- P<sub>22</sub> V. Beiu: On Biological and Hardware Neural Networks International Joint Meeting AMS-SMM, Denton, TX, USA, May 19-22, 1999
- P<sub>21</sub> V. Beiu: A Novel Microsatellite Control System
  International ICSC Symposium on Engineering of Intelligent Systems EIS'98
  Tenerife, Canary Islands, Spain, February 9-13, 1998
- V. Beiu: A Space-Based Radio Frequency Transient Event Classifier International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Canary Islands, Spain, February 9-13, 1998
- P<sub>19</sub> V. Beiu: On VLSI-Optimal Constructive Algorithms for Classification Problems International ICSC Symposium on Engineering of Intelligent Systems EIS'98 Tenerife, Canary Islands, Spain, February 9-13, 1998
- P<sub>18</sub> V. Beiu: Time-Space Trade-Offs in Parallel and Neural Computing
  International ICSC Symposium on Engineering of Intelligent Systems EIS'98
  Tenerife, Canary Islands, Spain, February 9-13, 1998
- P<sub>17</sub> V. Beiu, and H.E. Makaruk: Deeper and Sparser Nets Are Optimal
  International ICSC Symposium on Engineering of Intelligent Systems EIS'98
  Tenerife, Canary Islands, Spain, February 9-13, 1998
- P<sub>16</sub> R. Andonie, and V. Beiu: Optimization of Circuits Using Neural Networks
  Workshop on Shaping the Hardware Solutions for the Third Millennium ANITA'96
  Uppsala, Sweden, December 9-10, 1996
- P<sub>15</sub> V. Beiu: VLSI Complexity of Threshold Gate COMPARISON International Symposium on Neuro-Fuzzy Systems AT'96 Lausanne, Switzerland, August 29-31, 1996

- P<sub>14</sub> V. Beiu, and J.G. Taylor: Area-Efficient Constructive Learning Algorithm
  International Conference on Control System and Computer Science CSCS-10
  Bucharest, Romania, May 25, 1995
- P<sub>13</sub> V. Beiu: Optimal VLSI Implementations of Neural Networks VLSI-Friendly Learning Algorithms Applied Decision Technologies Conference ADT'95, London, UK, April 3-5, 1995
- V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins: Addition Using Constrained Threshold Gates International Conference on Technical Informatics ConTI'94 Timisoara, Romania, November 16-19, 1994
- V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins Digital Implementations of Neural Networks Using Threshold Gates International Conference Romania and Romanians in Contemporary Science RRCS'94 Sinaia, Romania, May 24-27, 1994
- P<sub>10</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins VLSI Complexity Reduction by Piece-Wise Approximation of the Sigmoid Function European Symposium on Artificial Neural Networks ESANN'94, Brussels, Belgium, April 20-22, 1994
- P<sub>9</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins Learning from Examples and VLSI Implementation of Neural Networks European Meeting on Cybernetics and System Research EMCSR'94, Vienna, Austria, April 5-8, 1994
- V. Beiu: J.A. Peperstraete, J. Vandewalle, and R. Lauwereins
   Close Approximations of Sigmoid Functions by Sum of Steps
   Romanian Symposium on Computer Science ROSYCS'93, Iaşi, Romania, November 12-13, 1993
- P<sub>7</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins Overview of Some Efficient Threshold Gate Decomposition Algorithms International Conference on Control System and Computer Science CSCS-9 Bucharest, Romania, May 25-28, 1993
- P<sub>6</sub> V. Beiu, J.A. Peperstraete, and R. Lauwereins: Enhanced Threshold Gate Fan-in Reduction Algorithm Interdisciplinary Centrum for Neural Networks ICNN'92, Leuven, Belgium, November 19, 1992
- P<sub>5</sub> V. Beiu: D. C. Ioan, M. Dumbrava, and O. Robciuc Physical Fields Determination Using Continuous Boltzmann Machines Symposium on Parallel Computing SPC'91, Bucharest, Romania, December 10-11, 1991
- P<sub>4</sub> V. Beiu: Neural Network Priority Queue International Workshop on Parallel Processing by Cellular Automata PARCELLA'90 Berlin, Germany, September 19-21, 1990
- P<sub>3</sub> V. Beiu: From Systolic Arrays to Neural Networks
  International Symposium on Informatics INFO-IASI'89, Iaşi, Romania, October 19-21, 1989
- P<sub>2</sub> V. Beiu: Memory Structure with Simultaneous Read and Write Capabilities Conference of the Military Academy of Sciences, Bucharest, Romania, November 17-19, 1982
- P<sub>1</sub> V. Beiu: Reliability Enhanced Memory Architecture with Gracefully Degrading Performances Jubilee Session: Ten Years from the Foundation of the Special High-School for Informatics Bucharest, Romania, May 1981

VALERIU BEIU | JANUARY 2022 Invited | 11

- I<sub>46</sub> T.-J. King Liu, V. Beiu, M. Tache, W. Ibrahim, and A. Beg: Ultra Low Power Hybrid NEMS-CMOS SRC GRC SLD Design Review, Intel, Hillsboro, OR, USA, May 7, 2015
- V. Beiu, G. Fettweis, M. Alioto, F. Kharbash, and W. Ibrahim: Technical Mapping onto FinFETs SRC GRC ACE4S Annual Review, Abu Dhabi, UAE, April 23, 2014
- V. Beiu, T.-J. King Liu, G. Fettweis, M. Alioto, F. Kharbash, W. Ibrahim, A. Beg, and M. Tache Ultra-low Power: Unconventional Sizing, NEMS, and FinFETs SRC GRC Design Review, Bangalore, India, January 10, 2014
- V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache: Ultra Low Power Hybrid NEMS-CMOS SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE) UT Dallas, Dallas, TX, USA, October 25, 2013
- V. Beiu, M. Alioto, A. Beg, W. Ibrahim, and F. Kharbash Unconventional Sizing for Enabling Low Power Digital Design SRC GRC CADTS LPD, Georgia Tech, Atlanta, GA, USA, October 2, 2013
- V. Beiu, G. Fettweis, M. Alioto, F. Kharbash, and W. Ibrahim: Ultra-low Power Digital FinFET Amplifiers SRC/ATIC ACE<sup>4</sup>S Kickoff Meeting, Abu Dhabi, UAE, September 23, 2013
- V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache: Ultra Low Power Hybrid NEMS-CMOS SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE) UT Dallas, Dallas, TX, USA, October 25, 2012
- V. Beiu, M. Alioto, A. Beg, W. Ibrahim, and F. Kharbash Unconventional Sizing for Enabling Low Power Digital Design SRC-MEES Kickoff Meeting, Abu Dhabi, UAE, October 21, 2012
- V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache: Ultra Low Power Hybrid NEMS-CMOS SRC-MEES, Abu Dhabi, UAE, October 21, 2012
- I<sub>37</sub> V. Beiu, W. Ibrahim, A. Beg, and F. Kharbash: Ultra Low Power Hybrid NEMS-CMOS IBM-CIT, UAEU, AI Ain, UAE, October 4, 2012
- V. Beiu: On the Reliability Accuracy Challenge Bio-inspired Arrays to the Rescue Intel, Portland, OR, USA, March 29, 2012
- V. Beiu, T.-J. King Liu, W. Ibrahim, A. Beg, and M. Tache: Ultra Low Power Hybrid NEMS-CMOS SRC-MEES Kickoff Meeting for New ATIC Projects (web-conference), NC, USA, January 17, 2012
- V. Beiu: On the Reliability of Self-assembled 2D and 3D Arrays Intel, Santa Clara, CA, USA, November 17, 2011
- V. Beiu, T.-J. King Liu, W. Ibrahim, and A. Beg: Ultra Low Power Hybrid NEMS-CMOS SRC/ATIC University Research Kickoff Meeting Abu Dhabi, UAE, October 26, 2011
- V. Beiu: Brain-inspired Hybrid Topologies for Nano-architectures SRC GRC ICSS Circuits and Texas Analog Center of Excellence (TxACE) UT Dallas, Dallas, TX, USA, October 24-28, 2011
- I<sub>31</sub> V. Beiu: From Reliable Neurons to Regular Nano-Fabrics Six Month Later Intel, Santa Clara, CA, USA, February 25, 2011
- V. Beiu: From Reliable Neurons to Regular Nano-Fabrics Intel, Santa Clara, CA, USA, September 9, 2010
- V. Beiu: Reliable Ultra Low-Power Information Processing ATIC (now Mubadala Technology) Abu Dhabi, UAE, March 2010

- V. Beiu: When Electrons Start Showing Their True Colors Quo Vadis Nanoarchitectures?
  IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA, June 2008
- V. Beiu: Brain Inspired Nano Architectures Electrons Behaving Badly IBM Research, Böblingen, Germany, May 20, 2008
- V. Beiu: Interconnect Tyranny Brain's versus Rent's Rule HP Labs, Santa Clara, CA, USA, April 26, 2007
- V. Beiu: On 3D Nano-Designs In the Yield-Energy-Delay Realm International Technology Roadmap for Semiconductors (ITRS), SRC, Austin, TX, USA, March 22, 2007
- I<sub>20-24</sub> V. Beiu: On Neural-Inspired Nano Architectures (CNINA)
  - Synplicity, September 26, 2003
  - AMD, September 26, 2003
  - Agilent Labs, September 25, 2003
  - Infineon, September 25, 2003
  - SUN Microsystems, September 25, 2003
- I<sub>18,19</sub> G. LaRue, V. Beiu, and F. Shi: Direct Digital Frequency Synthesizer for Reconfigurable Communication Systems
  - Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC)
     Welches, OR, USA, July 9-11, 2003
  - Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC)
     Seattle, WA, USA, February 7, 2003
- I<sub>17</sub> V. Beiu: Direct Digital Frequency Synthesizers: A Survey Boeing, Seattle, WA, USA, February 5, 2003
- I<sub>16</sub> G. La Rue, V. Beiu, and F. Shi: Direct Digital Frequency Synthesizer for Reconfigurable Communication Systems Air Force Research Laboratory (AFRL) and the Centre for Design of Analog-Digital ICs (CDADIC) Stevenson, Washington, USA), July 10, 2002
- I<sub>1-15</sub> V. Beiu: ... (under NDAs)
  - Q'Bit Systems SRL, Bucharest, Romania, October 24, 2000
  - ESSEX Com SRL, Bucharest, Romania, October 23, 2000
  - Utimaco, Brussels, Belgium, May 26, 2000
  - ST Microelectronics, San Diego, CA, USA, September 29, 1999
  - ST Microelectronics, Carrollton, TX, USA, August 20, 1999
  - Texas Instruments, Dallas, TX, USA, August 16, 1999
  - Sipex, Milpitas, CA, USA, August 13, 1999
  - ST Microelectronics, San Jose, CA, USA, August 13, 1999
  - ST Microelectronics, San Jose, CA, USA, April 16, 1999
  - National Semiconductors, Santa Clara, CA, USA, April 16, 1999
  - Alcatel, Bruxelles, Belgium, April 14, 1999
  - Texas Instruments, Dallas, TX, USA, April 1, 1999
  - Texas Instruments, Houston, TX, USA, March 25, 1999
  - Metaflow, La Jolla, CA, USA, February 18, 1999
  - Texas Instruments, Houston, TX, USA, September 21, 1998