VALERIU BEIU

PROFESSOR

CONTACT	INFORMATION
	 "Aurel Vlaicu" University of Arad (UAV), Department of Mathematics & Computer Science Complex M, Str. Elena Dragoi nr. 2-4, 310330 Arad, Romania E-mail <u>valeriu.beiu@uav.ro</u> / <u>valerbeiu@gmail.com</u>
SPECIALIZATION	COMPUTER & ELECTRICAL ENGINEERING
	 Bio-/brain-inspired nano-architectures (i.e., highly reliable & ultra low-power) Advanced VLSI (low power, reliability enhanced gates/circuits, novel communication schemes) Digital design (including threshold logic) Circuit & VLSI complexity Hardware implementations of neural networks (including constructive neural learning) Biological/neural computations and communication (including massively parallel architectures) Computer architectures and computer arithmetic

ВІО-ЅКЕТСН

I graduated in 1980 from the Computer Science & Engineering Department of the University "Politehnica" of Bucharest (Romania) with a MSc thesis on high-speed graphic workstations (*Best MSc Thesis Award*). I researched, designed and developed ultra high-speed floating-point units (FPUs) and central processing units (CPUs) for two years while with the Research Institute for Computer Techniques, Bucharest (Romania). Returning to the University "Politehnica" of Bucharest, I became Assistant Professor (1983), and Senior Lecturer (1990), teaching, researching (computer architecture, VLSI design, digital circuits, artificial neural networks), and supervising (29 MSc theses).

In 1991, being awarded both a *Fulbright Research Fellowship* (USA) and a *PhD Scholarship* (Belgium), I went for the doctoral studies, and have been on leave of absence from the University "Politehnica" of Bucharest (till 2001).

11/1991 — 11/1994	• PhD candidate with the Electrical Engineering Department, Katholieke Universiteit Leuven (Belgium), where in May 1994 I earned my <i>PhD summa cum laude</i> (<i>highest honors</i>) for a thesis on area- and time-efficient VLSI implementations of artificial neural networks using threshold logic gates.
12/1994-09/1996	• Human Capital and Mobility Individual Research Fellow of the European Union with the Centre for Neural Networks, King's College London (UK), conducting research on programmable neural arrays.
10/1996 - 08/1998	• <i>Director's Postdoctoral Fellow</i> with the Space and Atmospheric Sciences Division, Los Alamos National Laboratory (USA), investigating adaptive/reconfigurable field programmable neural arrays for deployable adaptive processing systems.
09/1998-05/2001	• <i>CTO and co-founder</i> of RN2R LLC and <i>Fellow</i> of Rose Research (Dallas, USA), coordinating research on ultra-fast low-power VLSI enabling neural-inspired gates and circuits.

From June 2001 I became an Associate Professor with the School of Electrical Engineering & Computer Science, Washington State University, involved in teaching (VLSI/nanoelectronics, ASICs/FPGAs, neural computations, computer architecture), researching (low-power and highly reliable VLSI circuits, emerging biological-inspired nano-architectures), and supervising (1 PhD and 2 MSc). In March 2005 I was offered a visiting professor position with the School of Intelligent Systems, University of Ulster (Londonderry, UK), and in July 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU, AI Ain, UAE) as *Chair of Computer Engineering* (2005–2006), where in 2006 I was promoted to *Associate Dean for Research & Graduate Studies* (2006–2011) while also supervising (1 Postdoc and 2 MSc). Since Fall 2015 I joined "Aurel Vlaicu" University of Arad (UAV, Arad, Romania), where I started teaching in two graduate programs, advised 3 MSc, and leading a 2M€ research grant (2016–2020) while also supervising 2 PostDocs.

I am/was PI or co-PI on 44 grants/contracts *totaling over 51 M\$* (as well as PI on 93 short-term travel grants). The research results have been published or accepted for publication: 2 books (3 more in slow progress), 8 book chapters (7 invited), 11 patents, 37 journal papers (3 invited), and 207 conference papers (27 invited and 7 best paper awards); presented over 400 times (out of which over 190 invited keynote/tutorials/presentations); and cited over 1470 times (excluding self-citations).

I have been a reviewer for the National Science Foundation (USA), the European Commission (EU), as well as for the science foundations of Romania, Belgium, Cyprus, Switzerland, UAE, as well as for many journals and conferences. I was an *Associate Editor* of the *IEEE Transactions on Neural Networks* (2005–2008), of the *IEEE Transactions on VLSI Systems* (2011–2015), and of the *Nano Communication Networks* (2010–2015). I have contributed to organizing over 120 international conferences and 11 invited workshops/sessions, chaired over 60 conference sessions, and I am a Senior Member of the IEEE since 1996 (in 1997 I was the Program Chairman of the IEEE Los Alamos Section), a founding member of the European Neural Network Society (ENNS), and a member of: the Association for Computing Machinery (ACM), the International Neural Network Society (INNS), the EU Marie Curie Fellowship Association (MCFA), and the American Nano Society (ANS). Additionally, I was a member of the SRC-NNI Working Group on Novel Nano-architectures (since 2003), the IEEE CS Task Force on Nano-architectures (since 2005), and the IEEE Emerging Technologies Group on Nanoscale Communications (since 2010).

Accomplishments	s "We know what we	e are, but know not what	we may be."	101	illiam Shakespeare	
DIRECTOR	• UAV	BIOCELL-NANOART	Arad	Romania	2016-2020	
Associate Dean Chair CE	UAEUUAEU	CIT CIT	Al Ain Al Ain	UAE UAE	2006 – 2011 2005 – 2006	
Fellowships	 Rose Research Director's PostDoc Individual Research Doctoral Research Fulbright Research 	Fellow Fellow HCM Fellow (EU) Fellow Fellow	Dallas, TX Los Alamos, NM London Leuven —	USA USA UK Belgium USA	1999 - 2001 1996 - 1998 1994 - 1996 1991 - 1994 1991	
PHD Suma cum laude	•	e/depth complexity for c iendly constructive (learn				
PUBLICATIONS	 Books Chapters Patents Journal papers (pee Conference papers Citations (excluding 	(peer-reviewed)	2 8 11 37 207 1474	7 invited 3 invited 27 invited & 7	(3 more in progress) (5 more in progress) (1 more in progress) (6 more in progress) best paper awards	
Contracts Over 51 M\$	 Research grants/cc Short-term travel gr 		44 93			
TEACHING	 Advanced VLSI/Nation PostDoc (3), PhD (1) 	noelectronics, ASIC, Neu), MSc (36)	ral Computations, Ne 40		nputer Architecture U, 3 WSU, 29 UPB	
RESEARCH RELATED ACTIVITIES	Belgi Reviewer for: IEEE IEEE	um (2×), Cyprus (2×), S T. Nanotech., IEEE T. Neu T. CAD, IEEE T. Design & otech., Neural Nets., Neu D10 – 2015) D11 – 2015)	Switzerland (2×), UA ural Nets, IEEE T. Co Test, IEEE T. VLSI, I ral Net. World, Neura Nano Communic IEEE Transaction	pean Commission EU (6×),), UAE (12×), and Romania (14×) T. Comp., IEEE T. Sys. Man & Cyber., LSI, IEEE Access, ACM J. Emerg. Tech., Neural Proc. Lett., Electr. Lett., etc. nunication Networks (Elsevier) ctions on VLSI Systems ctions on Neural Networks		

	 Best paper awards 		7		
	 Invited sessions/wor 	rkshops	11		
	Invited articles in jou		3		
	 Invited keynote/plens 	ary	18		
	 Invited tutorials Invited lectures/sem 	inare	18 46		
	 Invited lectures/semi Invited presentations 			(out of which 46 to indust	rv)
	 Organized internation 		122		y,
		nternational conferences	62		
MEMBERSHIP	Network Society (INI	and Electronic Engineers IE NS), European Neural Netwo inery (ACM), EU Marie Curie	ork Society (ENN	S, founding member), Asso	
MISCELLANEOUS	• Four Gold Medals (Fi	irst Prize) at the National Ph	ysics Olympics		
	Best MSc Thesis Aw				
		an Artificial Neural Network ian Academy of Sciences	Activity (DEANN	IA)	
RESEARCH	funding opportunities number of researche direct collaboration (will grow. The ultima	brain-inspired nano-architec s. This endeavor is based or rs are actively pursuing nan special sessions, visits, gran ate goal is to advance und and associated communica	n a wide internati o-architectural in nts, etc.), the nur erstanding of en	ional cooperation, as quite itiatives. My hope is that, mber of experts joining suc nabling architectures wh	a large through h efforts iich would
Education 1996 - 1998	ultra-low power rel	iability-enhanced bio-/bra account without opportunit	in-inspired circ	uitry up to large scale sy	stems. onaparte
	ultra-low power relations of the second seco	iability-enhanced bio-/bra account without opportunit	in-inspired circo y."	uitry up to large scale sys Napoleon Bu Los Alamos Nat	stems. onaparte tional Lab
1996 – 1998	ultra-low power relations of the second seco	iability-enhanced bio-/bra account without opportunit doctoral Fellow	in-inspired circulary." Research Fellow	uitry up to large scale sys Napoleon Bu Los Alamos Nat	stems. onaparte tional Lab ge London
1996 – 1998	ultra-low power rel <i>"Abitity is of tittle</i> PostDoctorAL • LANL Director's Post • EU Human Capital an	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi	in-inspired circu w." Research Fellow ST HONORS) reshold Gates — J	uitry up to large scale system Napoleon B Los Alamos Nat King's Colleg KATHOLIEKE UNIVERSITEIT A Complexity Analysis	stems. onaparte tional Lab ge London
1996 – 1998 1994 – 1996 1994 May	ultra-low power relations "Abitity is of tittle POSTDOCTORAL • LANL Director's Post • EU Human Capital and PHD IN EE • Thesis	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff	in-inspired circu v." Research Fellow ST HONORS) reshold Gates — / icient VLSI Imple	uitry up to large scale system Napoleon Bu Los Alamos Nat King's Collec KATHOLIEKE UNIVERSITEIT A Complexity Analysis mentations	stems. onaparte tional Lab ge London LEUVEN
1996 – 1998 1994 – 1996	ultra-low power relations of the second seco	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi	in-inspired circu y." Research Fellow ST HONORS) reshold Gates — A icient VLSI Implei	uitry up to large scale system Napoleon B Los Alamos Nat King's Colleg KATHOLIEKE UNIVERSITEIT A Complexity Analysis	stems. onaparte tional Lab ge London
1996 – 1998 1994 – 1996 1994 May 1992	ultra-low power relations "Ability is of little PostDoctorAL LANL Director's Post EU Human Capital and PHD IN EE Thesis - Specialization	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff Neural Networks (course)	in-inspired circu y." Research Fellow ST HONORS) reshold Gates — A icient VLSI Implei	uitry up to large scale system Napoleon Bu Los Alamos Natu King's Colleg KATHOLIEKE UNIVERSITEIT A Complexity Analysis mentations INST. UNIV. KURT BÖSCH	stems. onaparte tional Lab ge London LEUVEN Certif.
1996 – 1998 1994 – 1996 1994 May 1992 1991	ultra-low power rel "Ability is of little POSTDOCTORAL LANL Director's Post EU Human Capital an PHD IN EE Thesis - Specialization PhD exam	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff. Neural Networks (course) Parallel & Advanced Archit	in-inspired circu w." Research Fellow ST HONORS) reshold Gates — / icient VLSI Implei ectures	uitry up to large scale system Napoteon B Los Alamos Nat King's Colleg KATHOLIEKE UNIVERSITEIT A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10
1996 – 1998 1994 – 1996 1994 May 1992 1991	ultra-low power relations "Abitity is of tittle POSTDOCTORAL LANL Director's Post EU Human Capital and PHD IN EE Thesis - Specialization PhD exam PhD exam	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff Neural Networks (course) Parallel & Advanced Archit Novel VLSI Structures	in-inspired circul y." Research Fellow ST HONORS) reshold Gates — A icient VLSI Implei ectures	uitry up to large scale system Napoleon B Los Alamos Nat King's Colleg KATHOLIEKE UNIVERSITEIT A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10 10/10
1996 – 1998 1994 – 1996 1994 May 1992 1991	 ultra-low power relation "Ability is of little POSTDOCTORAL LANL Director's Post EU Human Capital and PHD IN EE Thesis Specialization PhD exam PhD exam PhD exam 	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff Neural Networks (course) Parallel & Advanced Archit Novel VLSI Structures Systolic & Neural Architect	in-inspired circu w." Research Fellow ST HONORS) reshold Gates — A icient VLSI Implei ectures tures	uitry up to large scale system Napoleon 7 Los Alamos Nator King's College KATHOLIEKE UNIVERSITEIT A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB UPB UPB UPB UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10 10/10 10/10
1996 – 1998 1994 – 1996 1994 May 1992 1991 1990	 ultra-low power relation "Ability is of little POSTDOCTORAL LANL Director's Post EU Human Capital and PHD IN EE Thesis Specialization PhD exam PhD exam PhD exam PhD exam 	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff. Neural Networks (course) Parallel & Advanced Archit Novel VLSI Structures Systolic & Neural Architect Mathematical Complement	in-inspired circu w." Research Fellow ST HONORS) reshold Gates — / icient VLSI Implei ectures tures tures	uitry up to large scale system Napoleon 7 Los Alamos Nator King's College KATHOLIEKE UNIVERSITEIT A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB UPB UPB UPB UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10 10/10 10/10 10/10 10/10
1996 – 1998 1994 – 1996 1994 May 1992 1991 1990	 ultra-low power relations "Ability is of little POSTDOCTORAL LANL Director's Post EU Human Capital and PHD IN EE Thesis Specialization PhD exam PhD exam PhD exam PhD exam PhD exam PhD exam PhD exam PhD exam 	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff Neural Networks (course) Parallel & Advanced Archit Novel VLSI Structures Systolic & Neural Architect Mathematical Complement VLSI Efficient Implementatio	in-inspired circu w." Research Fellow ST HONORS) reshold Gates — / icient VLSI Implei ectures tures tures tures	uitry up to large scale system Napoleon 73 Los Alamos Nature Katholieke Universiteit A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB UPB UPB UPB UPB UPB UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10 10/10 10/10 10/10 10/10
1996 – 1998 1994 – 1996 1994 May 1992 1991 1990 1990	 ultra-low power relations "Abitity is of tittle POSTDOCTORAL LANL Director's Post EU Human Capital and PHD IN EE Thesis Specialization PhD exam 	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff Neural Networks (course) Parallel & Advanced Archit Novel VLSI Structures Systolic & Neural Architect Mathematical Complement VLSI Efficient Implementation	in-inspired circu w." Research Fellow ST HONORS) reshold Gates — / icient VLSI Implei ectures tures tures tures	uitry up to large scale system Napoleon 73 Los Alamos Nate King's College KATHOLIEKE UNIVERSITEIT A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB UPB UPB UPB UPB UPB UPB UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10 10/10 10/10 10/10 10/10
1996 - 1998 1994 - 1996 1994 May 1992 1991 1990 1989 May 1980 June	 ultra-low power relations "Ability is of little POSTDOCTORAL LANL Director's Post EU Human Capital and PHD IN EE Thesis Specialization PhD exam PhD exam MSc IN CE MSc Thesis 	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff Neural Networks (course) Parallel & Advanced Archit Novel VLSI Structures Systolic & Neural Architect Mathematical Complement VLSI Efficient Implementation	in-inspired circu w." Research Fellow ST HONORS) reshold Gates — / icient VLSI Implei ectures tures tures tures	uitry up to large scale system Napoleon 73 Los Alamos Nator Katholieke Universiteit A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB UPB UPB UPB UPB UPB UPB UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10 10/10 10/10 10/10 10/10 10/10 10/10 9.76/10
1996 - 1998 1994 - 1996 1994 May 1992 1991 1990 1989 May 1980 June	 ultra-low power relations "Ability is of little POSTDOCTORAL LANL Director's Post EU Human Capital and PHD IN EE Thesis Specialization PhD exam Baccalaureate The Diploma of Bacc 	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff Neural Networks (course) Parallel & Advanced Archit Novel VLSI Structures Systolic & Neural Architect Mathematical Complement VLSI Efficient Implementation BEST THESIS AWARD High-Speed Graphic Parallel FIRST PLACE alaureate states that I am a	in-inspired circul v." Research Fellow ST HONORS) reshold Gates — / icient VLSI Implei ectures tures tures cons of Parallel Ar el Accelerators "programmer and	uitry up to large scale system Napoleon 73 Los Alamos Nator Katholieke Universiteit A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB UPB UPB UPB UPB UPB UPB UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10 10/10 10/10 10/10 10/10 10/10 10/10 9.76/10 DF IT
1996 - 1998 1994 - 1996 1994 May 1992 1991 1990 1989 May 1980 June	 ultra-low power relations "Ability is of little PostDoctorAL LANL Director's Post EU Human Capital and PHD IN EE Thesis Specialization PhD exam PhD exam Baccalaureate 	iability-enhanced bio-/bra account without opportunit doctoral Fellow ad Mobility (HCM) Individual SUMMA CUM LAUDE (HIGHE Neural Networks Using Thi of Their Area- and Time-Eff Neural Networks (course) Parallel & Advanced Archit Novel VLSI Structures Systolic & Neural Architect Mathematical Complement VLSI Efficient Implementation BEST THESIS AWARD High-Speed Graphic Paralle FIRST PLACE alaureate states that I am a accalaureate)	in-inspired circu w." Research Fellow ST HONORS) reshold Gates — / icient VLSI Implei ectures tures tures cons of Parallel Ar el Accelerators	Uitry up to large scale system Napoleon 73 Los Alamos Nate Los Alamos Nate KATHOLIEKE UNIVERSITEIT A Complexity Analysis mentations INST. UNIV. KURT BÖSCH UPB UPB UPB UPB UPB UPB UPB UPB	stems. onaparte tional Lab ge London LEUVEN Certif. 10/10 10/10 10/10 10/10 10/10 10/10 10/10 9.76/10 DF IT

	ALMA MATERS			
University "Politehnica" of Bucharest	 Founded in 1818, it is the largest technical university of Romania with over 28,000 students (www.upb.ro/en/). The Computer Science & Engineering Department (CSE) was founded in 1969 (cs.pub.ro/) by Prof. Mircea Petrescu. 			
Katholieke Universiteit Leuven	Erasmus, Mercator, and (47 in THE, 71 in QS — V	Idest catholic university of Northern Europe, recognized for names like Vesalius (www.kuleuven.be/english/), is <i>in the world's top 100 universities</i> Vorld University Rankings 2018), and is the largest university in Belgium. as founded in 1900 (www.esat.kuleuven.be/index.en.php).		
King's College London	students, and is <i>in the w</i> 2018). The Mathematic highest rating in the Res	e of the larger and oldest of London (www.kcl.ac.uk), with about 23,000 <i>world's top 100 universities</i> (36 in THE, 23 in QS — World University Rankings cs Department (www.kcl.ac.uk/nms/depts/mathematics/) has received the search Assessment Exercise, being a 'center of excellence'. The <i>Centre for</i> he coordinator of the <i>European Neural Networks Network of Excellence</i> .		
	Advisors			
Prof. Mircea Petrescu	– Founder of the CSE Department, Vice-Provost, and Director of the Computer Center, State Secretary of the Government of Romania, as well as Visiting Professor at the University of California at Berkeley (USA) and at the University of Grenoble (France). He was Vice-President of the Romanian Academy of Technical Sciences and is an honorary member of the Romania Academy of Sciences. He has published more than 120 articles and 8 books. http://ro.wikipedia.org/wiki/Mircea Petrescu			
Prof. Joos Vandewalle	– Has been Vice-Dean, Visiting Professor at the University of California at Berkeley (USA), Chairman of the EE Department, and holder of the Francqui Chair on Neural Networks at the University of Liege (Belgium). He was elected Fellow IEEE in 1992, and Fellow IEE in 1998, and was the Vice-President for Region 8 of the IEEE Society on Circuits & Systems, and the coordinator of the Center for Neural Networks (Belgium). He has published over 600 articles and 18 books. http://www.esat.kuleuven.be/stadius/person.php?id=18			
Prof. John G. Taylor	Network Society. He ha des Hautes Etudes, Paris (UK); Physics Departmer	s (France); Christ College, Cambridge nt, Southampton (UK); Queen Mary C nas published more than 400 articles	nced Study, Princeton (USA); Institut (UK); Mathematics Institute, Oxford ollege, London (UK); Rutgers University,	
POSITIONS HELD	DATES	INSTITUTION	ADDRESS	
PROFESSOR	• 09/2015 -	"Aurel Vlaicu" University Faculty of Exact Sciences	Str. Elena Dragoi nr. 2-4 RO-310330 Arad, Romania	
Professor Associate Dean Chair CE	08/2008 — 08/2015 08/2006 — 08/2011 07/2005 — 08/2006	UAE University College of IT	Maqam Campus, Bldg. E1 PO Box 15551, Al Ain, UAE	
Visiting	03/2005 – 08/2011 07/2003 & 08/2004	University of Ulster Heinz Nixdorf Institute	Londonderry, UK Paderborn, Germany	

07/2002 & 04/2008Los Alamos National Lab.MS 319, Los AlamosTheoretical DivisionNM 87545, USAAssociate06/2001 – 06/2005Washington State Univ.Spokane 102, PullmanProfessorSchool of EECSWA 99164, USA

Co-founder	• 05/1998 –	RN2R LLC	Merit Drv.12750, #1020
CTO/Fellow	09/1998 – 05/2001	Rose Research	Dallas, TX 75251, USA
Director's	10/1996 – 08/1998	Los Alamos National Lab.	MS D466, Los Alamos
PostDoc Fell	ow	Division NIS	NM 87545, USA
EU HCM	12/1994 — 09/1996	King's College London	Strand, London
Res. Fellow		Centre for Neural Networks	WC2R 2LS, UK
Res. Fellow	05/1994 – 11/1994	Katholieke Univ. Leuven	Kasteelpark Arenberg 10
PhD cand.	11/1991 – 05/1994	EE Dept., ESAT-ACCA	Leuven, B-3001 Belgium
Co-founder	• 04/1990 –	SPRING Software Consult SRL	Blvd. Magheru 20, Bucharest
President	04/1990 – 08/1991		R0-10721, Romania
Senior Lect.	01/1990 – 06/2001	Univ. "Politehnica" of	Spl. Independentei 313, Bucharest
Assist. Prof.	01/1983 – 12/1989	Bucharest, CSE Dept.	RO-10334, Romania
Senior Res.	09/1981 — 01/1983	Research Institute for	Cl. Floreasca 167/9, Bucharest
Res. Eng.	09/1980 — 08/1981	Computer Techniques	RO-14459, Romania

TEACHING

"D like to learn, but D don't like to be taught"

Winston Churchill

I have been teaching/lecturing since 1981. Between 1981 and 1983 I have been teaching part time, while since 1983 I have been teaching full time in the Computer Science & Engineering (CSE) Department of the University "Politehnica" of Bucharest (UPB): Assistant Professor (1983–1990), and Senior Lecturer (1990–2001). Between 1984 and 1991 I supervised 29 MSc candidates. Between 2001 and 2005, I was with the School of Electrical Engineering & Computer Science (EECS), Washington State University (WSU), where I supervised two MSc and one PhD, and contributed to getting the ABET accreditation of the newly formed Computer Engineering program. In 2005 I joined the College of Information Technology (CIT), United Arab Emirates University (UAEU), as well as visiting professor with the University of Ulster (UU). At UAEU I contributed to the ABET accreditation of the CIT, which started offering MSc in Fall 2013. That is why, since joining UAEU (in 2005), my graduate supervision has been limited to: invitations on 8 PhD evaluation committees, cosupervising 2 MSc, and advising 1 PostDoc. Since Fall 2015 I am involved with two graduate programs offered by the "Aurel Vlaicu" University of Arad (UAV) having advised 3 MSc, while currently I am supervising 2 PostDocs. Additionally, I have given 18 invited tutorials and 46 invited seminars/lectures.

	COURSES TAUGHT/DEVELOPED	SINCE	UPB	WSU	UAEU	UAV
UNDERGRADUATE	 Hardware Testing & Fault Tolerance Professional Responsibility in IT Advanced Computer Architecture ASIC & Digital Systems/VLSI Design Introduction to Algorithms/Programming Digital Computer Architecture Analysis & Synthesis of Digital Circuits 	2013 2012 2006 2001 1984 1983 1981	UPB UPB UPB	WSU	UAEU UAEU UAEU UAEU UAEU UAEU	UAV
GRADUATE	 Neuro-Bio Fundamentals Research Methods in IT Advanced VLSI/Nanoelectronics Neural Computations Neural Networks & Applications VLSI Design & Applications Advanced Computer Architecture Testing & Performance Evaluation 	2015 2011 2004 2003 1990 1983 1983 1982	UPB UPB UPB UPB	WSU WSU WSU	UAEU	UAV UAV UAV UAV

STUDENTS EVALS. • Constantly higher (avg. 4.65/5.00) than college (CIT 4.48/5.00) and university (UAEU 4.41/5.00)

	GRADUATE SUPERVISING	UAV (5), UAEU (3), WSU (3), UPB (29)
2018	 40 - Using Deep Learning for Data Analysis 39 - On the Reliability of Critical Networks 38 - 3D Fibonacci Spirals 37 - Optimizing Two-terminal Networks Using Composit 	Ionel Mazilu MSc Dan-Cristian Pascu MSc Beniamin-Otniel Voian MSc Vlad Dragoi PostDoc
2017	36 – Hammock Networks and Generalizations	Simon R. Cowell PostDoc
2013	 35 - Monte Carlo Analyses of XOR-2 in 22/16nm PTM (E 34 - Monte Carlo Analyses of MAJ-3 in 22/16nm PTM (
2012	33 - Brain-inspired Interconnects for Nanoelectronics	Pietro Santagati PostDoc
2004	 32 – Design & Analysis of SET: Neural-Inspired Gates & 31 – Optimizing the Performance of Direct Digital Freque Synthesizers for Low-Power Wireless Communicat 	ncy David Betowski MSc
2003	30 - Precise Sine Approximations with Reduced Resour	ces Pao-Szu Wu MSc
1991	29 – Simulator for the Implied Minterm Structure	Simona Ivanov MSc
1990	 28 - Set of C Functions for Simulating Parallel Processes 27 - Graphic Interface for a Neural Network Simulator 26 - Microbusiness Software Package 25 - Neural Network Arithmetic Logic Unit 24 - VLSI Parallel Architecture for Histogram Modification 23 - Boltzmann Machine Simulator 22 - Neural Network Solutions to Optimization Problems 21 - Motion Detection Using Neural Networks 20 - Enhanced VLSI CAD Package 	Dan Stoicescu MSc Anca Costin MSc Yousuf Basmark MSc Aida Gheorghiu MSc Mihaela Dumbrava MSc
1989	 19 - Recognition of Characters Using Neural Networks 18 - Neural Network Medical Expert System 17 - VLSI Animated Lesson for PC 	Abdel Nehad MSc Sima Gheorghita MSc Şerban Benone MSc
1988	16 – Neural Network Simulator	Sobhui Darwish MSc
1987	 15 - VLSI CAD Tool: Place & Route 14 - VLSI CAD Tool: Interactive Layout 	Anca Şerban MSc Mariana Mirea MSc
1986	 13 - Computer Interface for a Rotating Magnetic Head L 12 - CAD Tool for Digital Image Segmentation 11 - CAD Tool for Digital Image Enhancement 	Init Sorinel Ciobanu MSc Cornelia Ciotînga MSc Mihai Dinu MSc
1985	 10 - Systolic Floating Point Coprocessor: Multiplication 9 - Systolic Floating Point Coprocessor: Addition & Sul 8 - VLSI Ultra High-Speed Arithmetic Units 7 - Dedicated Serial Data Multiplier 6 - Systolic Circuits for Convolution 5 - A Study of Permutation Networks for VLSI Implement 	btraction Liviu Zuzu MSc Marius Ionescu MSc Daniel Manica MSc Anca Tanga MSc
1984	 4 - VLSI Rule Checking Expert System 3 - High Speed Arithmetic Units 2 - Self-Testable RAM/CAM Memory 1 - Self-Testable & Self-Repairable Correlation Circuit 	Manuela AntonMScBianca TudorMScCristina BorşMScIrina ManoleMSc

PLANS FOR COURSE DEVELOPMENT

		FLANS FOR GOURGE DEVELOFMENT			
Advanced VLSI/ Nanoelectronics		Novel nano-devices, new design styles, reliability enhancements, and reconfigurable computing Examples http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241_s13/ http://www.cisl.columbia.edu/courses/spring-2002/ee6930/reader.html http://www.ece.unm.edu/~jimp/vlsill/index.html http://www.ece.utah.edu/~harrison/lpdocs/ [not active anymore]			
ELECTRONIC NANOTECHNOLOGY	•	This course could precede ADVANCED VLSI/NANOELECTRONICS Examples https://nanohub.org/courses/NT http://www-2.cs.cmu.edu/afs/cs/academic/class/15849c-s02/www/schedule http://www.eng.fsu.edu/~mpf/PhysLim/	e.htm		
RECONFIGURABLE Computing	•	Introduces 'future/beyond FPGA' based on nano-devices (http://www-2.cs.cmu.edu/~pho Examples http://www.ecs.umass.edu/ece/tessier/courses/636/index.html http://www.cs.cmu.edu/afs/cs.cmu.edu/academic/class/15828-s98/www/inc			
DIGITAL Computer Arithmetic	•	Classic course bridging algorithms and hardware; could be based on the books of Ercegova http://www.cs.ucla.edu/digital_arithmetic/ and Koren http://www.ecs.umass.edu/ece/kore Examples http://web.cs.ucla.edu/~milos/CSM51A-W17-Syllabus.pdf http://web.cs.ucla.edu/~milos/CS252A-S17-INTRODUCTION.pdf http://lap.epfl.ch/courses/ [PhD course "Computer Arithmetic" not available a http://users-tima.imag.fr/cis/guyot/Cours/Oparithm/ [not active anymore]	en/arith/		
BIO-/BRAIN- INSPIRED COMPUTATIONS &	•	This course will go on to cover the digital-to-analog divide as well as parallel-and-neural co architectures, learning and the power-reliability-communication design tradeoffs Examples http://www.ece.jhu.edu/~andreou/761/ & http://www.ece.jhu.edu/~andreou/ http://seunglab.org/courses/			
COMMUNICATIONS		http://seurigiab.org/courses/			
COMMUNICATIONS Research			Einstein		
	•				
RESEARCH		"Never lose a holy curiosity." Albert I was involved in research for 39 years, holding management positions for over 20 years	ears, and		
Research Experience	•	"Never Lose a holy curiosity," Albert I was involved in research for 39 years, holding management positions for over 20 ye executive positions for more than 10 years. My expertise encompasses a range of areas starting from circuit/VLSI complexity, going t information theory, optimization techniques, and neural computations, to advanced VLSI/	ears, and hrough nt ra-high merging llel,		
Research Experience Expertise	· · · ·	<i>"Never Lose a holy curtosity."</i> Albert I was involved in research for 39 years, holding management positions for over 20 ye executive positions for more than 10 years. My expertise encompasses a range of areas starting from circuit/VLSI complexity, going t information theory, optimization techniques, and neural computations, to advanced VLSI/ nanoelectronics and adaptive/reconfigurable circuits and systems. I like to take abstract concepts for difficult but practical applications, turn them into efficier algorithms, and then design innovative VLSI circuits performing them optimally (e.g., at ult speeds, with very low power/energy, highly reliable, etc.). I am extremely interested by en nanoelectronics and in particular by bio-/brain-inspired nano-architectures (massively para adaptive/reconfigurable, fault-tolerant, using alternate communication schemes), and by the	ears, and hrough nt ra-high merging llel,		

• Low-power and highly reliable bio-inspired arrays for communication and computation	2010
• Axon-inspired redundancy scheme ($10^3 \times$ better than von Neumann multiplexing)	2009
 Bayesian EDA tool for very accurate reliability estimates (devices, input vectors, wires) 	2009
 Introduced & evaluated NOR-2 von Neumann multiplexing 	2010
 Estimated wires' reliability due to intrinsic noises (shot, thermal) 	2009
• Used Rent rule to explain Brain's columnar structures (optimal hierarchical networks)	2007
Devices & input vectors are more important than gates (when evaluating reliability)	2007
 Showed that serial connected architectures are optimal for nanoelectronics 	2005
Designed and simulated single electron transistor gates & circuits considering variation	s 2005
Designed & simulated the largest single electron transistor circuit	2004
Exact calculations of the reliability of von Neumann multiplexing (gate-level)	2004
Proposed novel highly reliable and low-power locally connected architectures	2004
Highly accurate piecewise linear, non-linear, and hybrid ROM-less DDFS	2003
Noise-robust low power (self-timed, charge recycling, sub-threshold) perceptrons	2000
Designed ultra-high performance adders using Fibonacci-weighted threshold gates	1999
Showed that deeper & sparser artificial neural nets are VLSI-optimal	1997
The best/tightest circuit complexity bounds for feed-forward neural computations	1994
Proposed a continuous version of the Boltzmann machine	1992
 Self-testable and self-repairable units are a must for VLSI 	1984
Нізтопу	
 My research has been centered on <i>digital VLSI</i>, and in particular on: high-speed process (ALUs), smart memories (e.g., content addressable, set processing, hierarchical, self-te regular arrays (e.g., systolic, cellular). On these topics I have published about 20 papers I have started looking into neural networks. This shift of interest was clearly marked by 	stable), s. Since 1985

"From Systolic Arrays to Neural Networks," *Scientific Annals of Al. I. Cuza Univ.*, 35(4):375–385, 1989 (J₃).

1985 – 1992
 I have been 'learning' about *neural networks*, publishing about their capabilities (for image enhancement and recognition), and delved into Boltzmann machines introducing the new concept of a *continuous Boltzmann machine* (C₂₈). On these topics I have published about 10 papers.

 I have been working on hardware/VLSI implementations of threshold logic gates (perceptrons). On these topics I have published about 80 papers. This direction of research can be subdivided into: - constructive learning algorithms (equivalent to CAD/EDA synthesis, e.g., based on decomposition of functions, using the entropy of the data set, based on Kolmogorov's superpositions, etc.);

- theoretical circuit/VLSI complexity issues;
- hardware implementations (e.g., mapping onto FPGAs);
- VLSI implementations (e.g., high-speed, low-power, reliability enhanced, noise immune).

SINCE 2003

1979 - 1989

- I have been focusing on *nano-architectures*. On this topic I have published over 160 papers:
 - ultra low-power and reliability-enhanced (gates, circuits and systems);
 - from von Neumann multiplexing to novel array-based redundancy schemes (e.g., axon-inspired);
 - brain-inspired hierarchical optimal interconnect topologies/networks;
 - analyses of wires and alternate communication paradigms.

RESULTS	• Funded	44 research grants/contracts, and 93 short-term travel grants	51 M\$
	Published	2 books, 8 chapters, 11 patents, 37 journals, 207 conferences	
	Invited	18 keynotes, 18 tutorials, 46 lectures, 115 presentations (out of which 46	to industry)
	Cited	1474 times (excluding self-citations, hand counted and available upon reque	est)
	Organized	122 conferences, 62 sessions chaired	

	RESEARCH PROJECTS/GRANTS (AWARDED, DIRECTED, ETC.)	
In planning	 – TBD [EU COST Action] — With S. Lazarova-Molnar (U Southern Denmark) 	Co-PI
In planning	 EDA for NEMS and Reliability-Optimal CMOS-transistor Sizing (EDA-ROCS) With W. Ibrahim (UAEU), and TJ. King Liu (UC Berkeley) 	Co-PI
In preparation	- Ultra Reliable Array-based Architectures for CMOS and Beyond (URA ²)	PI 1M€
In preparation	With L. Anghel (INP Grenoble), NanoSciences Foundation – Novel Biologically-inspired Architectures for nano-Devices (NBAD) With G. Fettweis (TU Dresden), EU ERC Advanced	PI 3M€
2018	 Short term travel grants (invited): ICCCC'18 (US\$ 1000), S0FA'18 (US\$ 600) 	1.6K\$
2016 – 2020	Novel Bio-inspired Cellular Nano-architectures	PI 9.3MRON
BIOCELL-NANOART	With VF. Duma (UAV), FD. Munteanu (UAV), C. Stoica (UAV), POC-A1- P. Gaspar (UAV), V.E. Balas (UAV), M. Balas (UAV), A. Cavaco-Paulo (U Minho), L. Daus (UTC Bucharest)	-A1.1.3-E nr. 30/2016
2016	 Short term travel grants (invited): ICCCC'16 (US\$ 500), SOFA'16 (US\$ 500) IEEE-NANO'16 (US\$ 1,000) 	2K\$
2014 – 2016	 ATIC-SRC Center of Excellence in Energy Efficient Electronic Systems (ACE⁴S) 	Co-PI 35MAED
ULP-DigiFinA	Task: Ultra-low Power Digital Sub-threshold FinFET Amplifiers	SRC GRC ACE⁴S
	Originally with G. Fettweis (TU Dresden) and M. Alioto (Natl. U Singapore)	
2013 – 2016	https://www.src.org/newsroom/press-release/2013/452/ – Strengthening Research Collaborations in High-impact and Emerging	Co-PI 1.23M€
SECRET	Technologies between GCC and EU EU EM 545790-EM-1-2013-1-UK-E	
0201121	With <i>B. Aziz M. Rahman</i> PI (City U London), G. Cuniberti (TU Dresden), V.	
	Hessel (TU Eindhoven), O. Benitez (U Deusto), P. Candeloro (U Magna Graecia),	
	C. Themistos (Frederick U), H. Bourdoucen (Sultan Qaboos U), F. Bou-Rabee	
	(Kuwait U), S.A. Al-Mansoori (U Bahrain), F. Kharbash (UAEU)	
2012 - 2015	- Synaptic Molecular Networks for Bio-inspired Information Processing	Co-PI 2.81M€
SYMONE	With <i>G. Wendin</i> PI (Chalmers U), D. Vuillaume (CNRS-IEMN), J. Roncali (CNRS-MOLTECH), M. Calame (Basel U), S. Yitzchaik (HUJI), C. Gamrat	EU FP7-ICT-318597
	(CEA), and G. Cuniberti (TU Dresden)	
2012 – 2014	Unconventional Sizing for Enabling Low Power Digital Design	PI 200K\$
Use-LP	With M. Alioto (U Siena/Natl. U Singapore), A. Beg (UAEU),	SRC 2012-TJ-2332
	W. Ibrahim (UAEU), and F. Kharbash (UAEU)	
2011 –	Ultra Low-Power Application-specific Non-Boolean Architectures [Intel Co]	Co-PI 1M\$
ULP-NBA	With Intel PI, D. Hammerstrom (Portland State U), W. Porod (U Notre Dame),	URO 2011-05-24G
	S.P. Levitan (U Pittsburgh), T. Shibata (U Tokyo), T. Roska (Hungarian	
2011 2015	Acad. Sci.), M. Pufall (NIST), D. Weistein (MIT), and M.R. Stan (U Virginia)	
2011 – 2015 ULP-NEMS-CMOS	 Ultra Low Power NEMS-CMOS With TJ.K. Liu (UC Berkeley), W. Ibrahim (UAEU), and A. Beg (UAEU) 	PI 300K\$ SRC 2011-HJ-2184
2011 – 2013	Brain-inspired Interconnects for Nanoelectronics (BilN)	PI 586KAED
2011 - 2010	With W. Ibrahim (UAEU) [UAE Natl. Res. Found.]	NRF 1108-00451
2011 – 2013	 Algorithms & EDA for Accurate Nano-Circuits Reliability Calculations (CREDA²) 	Co-PI 506KAED
	With W. Ibrahim PI (UAEU) [UAE Natl. Res. Found.]	NRF 1108-00329
2013	 Short term travel grants (invited): TUDresden (US\$ 7,000) 	7K\$
2012	 Short term travel grants (invited): EDCC'12 (US\$ 1,000) 	1K\$
2011	- Short term travel grants (invited): IEEE-NANO'11 (US\$ 500), EU Brussels	28.5K\$
2011 2012	(US\$ 8,000), EU Paris (US\$ 5,000), NSF (US\$ 5,000), ATIC-SRC (US\$ 10,000)	
2011 – 2012	 Brain-inspired Hybrid Topologies for Nano-architectures [SRC 2011-RJ-2150G] 	PI 40K\$

2010	 Short term travel grants (invited): IDT'10 (US\$ 500), IJCNN'10 (US\$ 1,500), 	6K\$
	INC6 (US\$ 1,000), MEES'10 (US\$ 3,000)	
2009 – 2011	Brain-inspired Interconnects for Nanoelectronics [British Council PMI2 RCGS271] PI	
2009 [on hold]	- Emirates Center for Nanoscience & Nanoengineering [UAE Natl. Res. Found.] C0-PI	50MAED
2009	http://www.thenational.ae/news/uae-news/education/grant-aids-research-centres	20.5K\$
2009	 Short term travel grants (invited): EU (US\$ 7,000), U Oslo (US\$ 5,000), IEEE- NANO'09 (US\$ 1,000), ESSCIRC'09 (US\$ 1,500), NanoNet'09 (US\$ 1,000), 	ΖΟ.ΟΚφ
	WDSN'09 (US\$ 5,000)	
2008	 Short term travel grants (invited): NSF (US\$ 5,000), LANL (US\$ 2,000), SAMOS 	33K\$
2000	VIII (US\$ 5,000), Tohoku U (US\$ 10,000), U Paris-Sud (US\$ 3,000), U Oslo (US\$ 5,000)	00110
2007	 Short term travel grants (invited): NSF (US\$ 5,000), EU (US\$ 8,000), HP Labs (US\$ 	51.4K\$
	6,000), FENA/UCLA (US\$ 1,000), ULSIWS'07 (US\$ 400), ISMVL'07 (US\$ 1,000),	·
	SHARCS'07 (US\$ 2,000), DTIS'07 (US\$ 3,000), DCIS'07 (US\$ 3,000), IECON'07 (US\$	
	3,000), Tohoku U (US\$ 5,000), MWSCAS'07 (US\$ 1,000), IEEE-NANO'07 (US\$	
	1,000), ICSPC'07 (US\$ 500), ICTRF'07 (US\$ 500), IDT'07 (US\$ 500), IWANN'07	
	(US\$ 5,000), NanoMaterials'07 (US\$ 500), Univ. Oslo (US\$ 5,000)	
2006 – 2011	- Center for Excellence in Intelligent Systems [InvestNI, IDF and U UIster] Co-PI	20.4MUK£
	Center for Neural Inspired Nano Architectures (\sim 1.8MUK£, 2007–2010)	
2007	 Mapping the proxel method to reliability analysis of nanoarchitectures [UAEU] Co-PI 	8KAED
2006	Short term travel grants (invited): NSF (US\$ 5,000), WNEC'06 (US\$ 2,500),	8.5K\$
	IDT'06 (US\$ 500), AICCSA'06 (US\$ 500)	
2006	- Investigation of the reliability of single electron technology gates & circuits [UAEU] Co-PI	8KAED
2005	 Short term travel grants (invited): ICM'05 (US\$ 3,000), U Ulster (US\$ 9,000), 	16K\$
0005 0000	SNB'05 (US\$ 3,000), IIT'05 (US\$ 1,000)	100//#
2005 – 2006	Defect-tolerant high-performance low-power computing with hybrid CMOS Co-PI male subscripts [Advanced Because & Development Assess)	100K\$
2004	molecular circuits [Advanced Research & Development Agency, ARDA]	2 EV¢
2004	 Short term travel grants (invited): ASAP'04 (US\$ 500), NGCM'04 (US\$ 1,000), IJCNN'04 (US\$ 500), Heinz Nixdorf Inst. (US\$ 1,500) 	3.5K\$
2003	 Short term travel grants (invited): MWSCAS'03 (US\$ 500), ICNNSP'03 (US\$ 500), 	6.5K\$
2000	NIPS'03 (US\$ 500), U Paderborn (US\$ 1,500), IJCNN'03 (US\$ 500), IWANN'03	0.010
	(US\$ 500), NCI'03 (US\$ 500), Heinz Nixdorf Inst. (US\$ 2,000)	
2002 – 2004	 Direct Digital Frequency Synthesizers (DDFSs) for reconfigurable communication Co-PI 	250K\$
	systems. DDFSs have been investigated and implemented in silicon-on-insulator	·
	(SOI) and CMOS for space applications [Air Force Research Lab/CDADIC]	
2002	 Short term travel grant (invited): LANL, Los Alamos (US\$ 5,000) 	5K\$
2001	 Short term travel grant (invited): Berkeley Wireless Research Center (US\$ 4,000) 	4K\$
2000 – 2003	 Conducting research on ultra-fast low-power floating point units (FPUs), 	500K\$
	with applications to graphic accelerators and gaming workstations [Rose Research]	
2000 – 2003	 Evaluating/examining solutions for ultra-fast low-power en/decryption allowing Pl 	500K\$
	for wire-speed (i.e., on-the-fly) crypto-processors [Rose Research]	
1999 – 2005	 Pioneered FastLogic, an enabling VLSI technology based on novel ultra-fast logic PI 	3M\$
	gates, and a systematic design methodology for using them. Low-power was	
	achieved by means of a novel self-timed power-down mechanisms, as well as	
	differential (charge recycling) circuits. Several versions of <i>FastLogic</i> gates have	
	been designed, simulated, tested, and patented (during 1999-2001). Ultra-low	
	power sub-threshold versions have also been designed using an original cross-	
1999 – 2002	coupled adaptive body biasing scheme for boosting reliability. [Rose Research] – Exploring alternatives and improving on ultra-fast low-power multiplication and PI	1M\$
1333 - 2002	multiply-accumulate with application to digital signal processing [Rose Research]	τινιφ
1999	 Short term travel grant (invited): AMS-SMM'99 (US\$ 500) 	0.5K\$
1000	Shore cominativol grane (marcod). Alato-olana 33 (000 300)	0.0Ι(ψ

1998 – 1999	- Researched, analyzed and enhanced ultra-fast VLSI adders. The theoretical results	s Pl	500K\$
1998	obtained have been verified and patented. [Rose Research] – Short term travel grants (invited): NC'98 (US\$ 500), CNRS-Paris (US\$ 1,000),		3K\$
4007	PARELEC'98 (US\$ 500), EIS'98 (US\$ 1,000)		
1997	 Short term travel grants (invited): SBRN'97 (US\$ 5,000), IDIAP, Switzerland (US\$ 2,000), Heinz Nixdorf Inst. (US\$ 1,500), U Paris XII (US\$ 1,000), Royal Holloway U (US\$ 1,000), Oxford U (US\$ 1,000), NEuroTop'97 (US\$ 600) 		12.1K\$
1996 – 1998	 Field Programmable Neural Arrays (FPNAs) as a component of the Deployable 	PI	180K\$
	Adaptive Processing Systems (DAPS) [Los Alamos National Lab]		
1996	 Short term travel grants (invited): ANITA'96 (US\$ 1,500), SBRN'96 (US\$ 2,500), AT'96 (US\$ 500) 		4.5K\$
1995	 Short term travel grants (invited): ADT'95 (US\$ 500) 		0.5K\$
1994 – 1996	 Programmable Neural Arrays, Design & VLSI Implementation of Neural Networks Using Threshold Gates [EU CHBICT941741] 	PI	440K\$
1994	 Short term travel grants (invited): ConTI'94 (US\$ 300), EMCSR'94 (US\$ 300), RRCS'94 (US\$ 500) 		1.1K\$
1993	 Short term travel grants (invited): ROSYCS'93 (US\$ 300), ESSAN'93 (US\$ 600) 		0.9K\$
1992	 Short term travel grant (invited): EPFL (US\$ 500) 		0.5K\$
1991	 Short term travel grants (invited): ICIAM'91 (US\$ 1,500), ICANN'91 (US\$ 1,500) 		3K\$
1990 – 1991	 Negotiated, won, managed, and coordinated SPRING Software Consult contracts 		
	» Dedicated En/Decryption and GUI [Ministry of National Defense]	PI	20K\$
	» CAD Training (lectures) [AVERSA SA]	PI	5K\$
	» Software Package for Microbusiness [Chemistry Research Institute]	Co-PI	10K\$
	» Data Acquisition CAD Package [Chemistry Research Institute]	PI	10K\$
	» PC Training (lectures) [Ministry of National Defense]	PI	5K\$
1990	 Short term travel grant (invited): PARCELLA'90 (US\$ 300) 		0.3K\$
1988	 Dedicated watch-dog system: Feasibility study & reliability analysis [Electrical Networks Institute] 	PI	50K\$
1987 – 1988	 Studied and analyzed Prolog as a research tool for circuit simulations [UPB] 	Co-PI	
1987	 Short term travel grant (invited): ComEuro'87 (US\$ 400) 		0.4K\$
1987	 Dedicated Database Package [National Information & Documentation Institute] 	PI	50K\$
1987	- Hierarchical Self-testable and Self-repairable Content Addressable Memory [UPB]	PI	50K\$
	 High Speed Antialiasing Cascadable Circuit [UPB] 	PI	50K\$
1984 – 1987	 VLSI CAD Package (PC version) [UPB] 	PI	100K\$
	 Automatic Conical Ball Bearing Sorter [Bearings Factory Alexandria, now Koyo] 	PI	100K\$
1983	 Mutual exclusion circuit (patented) [Research Institute for Computer Techniques] Floppy disk interface [Research Institute for Computer Techniques] 	PI	
1981 – 1982	 Ultra high-speed floating point unit. New improved algorithms with innovations at the microprogramming level [Research Institute for Computer Techniques] 	PI	
1981	 Ultra high-speed highly reliable central processing unit with enhancements at the microprogramming level [Research Institute for Computer Techniques] 	PI	
1980	 Involved in the final testing stages of the CE-100 computer (PDP equivalent) 	Co-PI	
1979 – 1980	– High speed graphic workstation: 1024×1024 with 16 intensities [UPB]		5K\$
	20 MHz HP vectorial display and original CPU design (tested at 60 MHz)		
	» Three Best Paper Awards at the Students' Scientific Research Conference		
	» Best MSc Thesis Award for "innovations in workstation design"		
1977 – 1980	- National Merit Scholarship [Ministry of Science & Education]		10K\$

		RESEARCH PARTICIPATED
1996 – 1998	_	The Deployable Adaptive Processing Systems (DAPS) carried out at Los Alamos National Laboratory (LANL). This was a multi-faceted R&D program, developing algorithms and prototyping systems for real-time remote and autonomous processing of data gathered on land, in the air, or in space. Specified and designed neural-inspired adaptive algorithms and their mapping onto FPGAs.
1992 — 1994	_	VLSI-efficient threshold logic gates (Concerted Research Action of the Flemish Community).
1991	_	One of the experts of DEANNA (Data-base for European Artificial Neural Network Activity), an ESPRIT exploratory action led by JENNI (Joint European Neural Network Initiative).
		OTHER RESEARCH RELATED ACTIVITIES
11 PATENTS	•	7 USA (2001-2003), 3 Taiwan (2002), 1 Romania (1984) — <i>single author on all of them</i>
122 CONFERENCES ORGANIZED	•	RRCS'94, ANITA'96, NEuroFuzzy'96, NeuroTop'97, SBRN'97, EIS'98, SOCO'99, EIS'00, SBRN'00, IWANN'03, NCI'03, IJCNN'04, IJCNN'05, NanoArch'05, IDT'06, IEEE-NANO'06, IEEE SoC'06, IJCNN'06, NanoArch'06, WSC-11, ICMENS'06, IDT'07, IIT'07, IEEE SoC'07, IJCNN'07, MCSoC'07, NanoArch'07, WSC-12, DCS'08, IDT'08, MIM-MMN'08, NanoArch'08, NDCS'08, VTS'08, WSC-13, DTIS'09, ICMLA'09, IJCNN'09, MIM-MMN'09, NanoArch'09, NanoNet'09, WSC-14, BCN'10, BIONETICS'10, ICTITA'10, IDT'10, MIM-MMN'10, MCSoC'10, NanoArch'10, NaNoNet'10, SBCCI'10, WAC'10, WSC-15, ICMLA'11, IDT'11, MIM-MMN'11, MoNaCom'11, NaBIC'11, NanoArch'11, SBCCI'11, ISIE'12, MIM-MMN'12, MoNaCom'12, NaBIC'12, NanoArch'12, OPTIM'12, SBCCI'12, WICT'12, WSC-16, DTIS'13, ICECS'13 (<i>track chair</i>), IDT'13, IIT'13, IJCNN'13, MIM-MMN'13, MoNaCom'13, NanoArch'13, SBCCI'13, VLSI-SoC'13, BICT'14, BioTL'14, DTIS'14, I4CT'14, ICECS'14 (<i>track chair</i>), ICNC'14, IIT'14 (<i>chair</i>), IDT'14, ISCAS'14, MIM-MMN'14, NanoArch'14, NanoCom'14, SBCCI'14, SSCI'14, WSC-18, DTIS'15, ECCTD'15, ICECS'15 (<i>track chair</i>), IDT'15, IJCNN'15, MIM-MMN'15, NaBIC'15, NanoArch'15, NanoCom'15, SBCCI'15, SSCI'15, DTIS'16, ICCCC'16, ICECS'16 (<i>publicity chair</i>), IDT'16, ISCAS'16, MIM-MMN'16, SETIT'16, SOFA'16, DTIS'17, ICLM'17, ISCAS'17, ISPACS'17, SoCPaR'17, ICCCC'18, ISREIE'18, DTIS'18, SOFA'18
62 SESSIONS Chaired	•	CSCS'93, ROSYCS'93, RRCS'94, ConTl'94, ADT'95, CSCS'95, IWANN'95, NeuroTop'97, CSCS'97, EANN'97, SOCO'97, EIS'98 ($2\times$), PARELEC'98, NC'98, ISCAS'00, MWSCAS'00 ($2\times$), NCl'03 ($2\times$), IWANN'03, ICANN'03, SCS'03, IJCNN'03, NIPS'03 ($2\times$), MWSCAS'03, IJCNN'04 ($2\times$), IJCNN'05, IIT'05, VLSI-SoC'05, ICM'05, AICCSA'06 ($2\times$), IIT'06, ISMVL'07, IWANN'07, IEEE-NANO'07, DCIS'07, GCoE'07, ARC'08, GCoE'08, ISCAS'08, ARC'09, NanoNet'09, IDT'10, IEEE-NANO'11, EDCC'12, IEEE-NANO'12, DTIS'13, ICECS'13 ($3\times$), IIT'14, ICCCC'16, SOFA'16 ($2\times$), ISREIE'16, ICCCC'18, ISREIE'18
208 Invitations	•	11 sessions/workshops, 18 plenary/keynote, 18 tutorials, 46 lectures, and 115 presentations
Reviewer	-	USA National Science Foundation (8× since 2002), EU European Commission (6× since 2007), Belgium (2005, 2009), Cyprus (2009, 2010), Switzerland (2006, 2008), UAE (12×), Romania (14×) Journals: IEEE T. Nano., Nanotech., J. Nanotech., ACM JETC, IEEE T. VLSI, IEEE T. CAS, IEEE T. Design & Test, IEEE T. CAD, IEEE T. Comp., IEEE T. Sys. Man & Cyber., Microelectr., Integr. VLSI J., Electr. Lett., J. VLSI, J. Circ. Th. & Appls., Solid State Electr., IEEE T. Neural Nets, Neural Nets., Neural Net. World, Neural Proc. Lett., Intl. J. Neural Syst., Microelectr. J., New J. Phys., Biol. Cyber. Conferences (besides those organized): ADT'95, IJCNN'03, IIT'05, IWANN'05, IIT'06, ISCAS'06, ICSPC'07, ISIE-07, ISCAS'07, VTS'07, IECON'08, ISCAS'08, IJCNN'08, IECON'09, ICMLA'09, IIT'09, ISIE'10, ISSCI'10, MWSCAS'10, Optim'10, ECCTD'11, IEEE-NANO'11, IIT'11, IJCNN'11, MoNaCom'11, ESANN'12, IDT'12, IIT'12, IJCNN'12, DTIS'13, ADVCIT'14, I4CT'14, IJCNN'14, ISCAS'15, WSC'15, MWSCAS'17, SoCPar'17, MWSCAS'18 Intl. Assoc. Sci. Tech. Develop. (IASTED), Intl. Soc. Mini & Microcomp. (ISMM), Intl. Comp. Sci. Conventions (ICSC), Natl. Info. & Documentation Inst. (INID) Books (5), PhD theses (13), MSc theses (6)

RESEARCH PLANS	"Success going from failure to failure with undiminished enthusiasm." Winston Churchill		
SHORT TO MEDIUM TERM	 Atto-Joule designs based on a novel enabling reliability-optimal sizing of arrays of transistors Practical (economical) fault-tolerant communication and computations (from devices and wires) Designing in the reliability-power-delay realm for CMOS and beyond (SET, NEMS, molecular, hybrids) 		
Long Term BIO-INSPIRED NANO-CIRCUIT ARCHITECTURES HIGH LEVEL AUTOMATIC SYNTHESIS	 Bio-/brain-inspired nano-circuits/architectures for innovative information processing Designing innovative adaptive bio-/brain-inspired VLSI circuits and nano-architectures, allowing for low-power (near-threshold, mixed digital/analog, SET, molecular, and hybrids) and fault-tolerant (novel device-level redundancy schemes) large scale array-based information processing systems. Biological computing blocks rely on a few bits, suggesting digit-wise computations in a base larger than two. Low-precision 'analog' blocks could be synthesized base on Kolmogorov's superposition. The outputs of 'analog' blocks should be combined by cyclic (i.e., with feedback) digital circuits. This could interface directly to analog inputs, and would merge memory with computations. 		
ACCURATE EDA ALGORITHMS FOR RELIABILITY	Reliability calculations should start from devices and wires (not from gates), and modeling should include device variations, defects, and noises. GREDA (Gate Reliability EDA) was developed for very accurate gate reliability estimates. GREDA's results were taken to the system level by CR-EDA ² (Circuit Reliability EDA for Evaluating Design Alternatives). Both tools are Bayesian-based and consider input vectors, device variations, and noises. Lately, noises on wires and non-Gaussian distributions have been investigated jointly with novel (patentable) statistical design concepts.		
Applications Smart Associative Memories	 An interesting application is represented by smart/associative memory. A content addressable memory (CAM) is looking for an exact match. Typical examples include: the cache and the virtual page addressing (microprocessors), and the address lookup (Internet servers). A bio-inspired associative memory relies on best-match, returning one or more matches sorted by a given metric. Advantages: could deal with missing data and errors, could generalize, etc. 		
HIGH-PERF EN/DECRYPTION EN/DECODING	 The plan here is to evaluate solutions for ultra-fast en/decryption allowing for wire-speed implementation of public-key (e.g., RSA, ECC) and symmetric key (e.g., AES) cryptosystems. Algorithms for en/decoding (e.g., JPEG, MPEG, etc., based on FFT/DCT) should also be targeted. 		
Awards	"Results! D know several thousand things that won't work." Thomas Edison		
	3 VISITING		
2015 2013 2005 – 2011	 Erasmus Mundus (Visiting Prof.) Erasmus Mundus (Nano Scholar) Visiting Professor European Union (TU Dresden/CfAED) Ulster University (UK) 		
	5 FELLOWSHIPS		
1999 – 2001 1996 – 1998 1994 – 1996 1993 – 1994 1991	• Rose Research FellowshipRose Research (USA)0.1%• Director's Postdoctoral FellowshipLos Alamos National Laboratory (USA)1.0%• HCM Research FellowshipEuropean Union (King's College London, UK)0.1%• Research FellowshipConcerted Research Action (Flemish Community)0.1%• Fulbright FellowshipFulbright Commission (USA)0.1%		
	2 SCHOLARSHIPS		
1991 – 1993 1975 – 1980	• Doctoral ScholarshipKatholieke Universiteit Leuven (Belgium)1.0%• National Merit ScholarshipMinistry of Science & Education (Romania)0.1%		

		OTHER RECOGNITIONS		
2018	•	Best Paper Award	IEEE ICCCC'2018	2.0%
2016	•	Excellence Award	UAV	1.0%
2009	•	Research Affairs Recognition Award	UAEU	1.0%
2009	•	Best Excellence in Scholarship Award	UAEU, College of IT	2.0%
2008	•	Best Paper Award	UAEU Annual Research Conference	1.0%
2003	•	Two Patents	US PTO (2)	
2002	•	Six Patents	US PTO (3), Taiwan PTO (3)	
2001	•	US resident under extraordinary ability	"VLSI implementations of neural networks"	
2001	•	Two Patents	US PTO (2)	
2000	•	Best Paper Award	IEEE CAS'2000	1.0%
1996	•	Senior Member	IEEE	8.0%
1994	•	PhD summa cum laude	Katholieke Universiteit Leuven (Belgium)	5.0%
1984	•	One Patent	Romanian PTO (1)	
1980	•	Best MSc Thesis Award	University "Politehnica" of Bucharest (Romania)	1.0%
1980	•	Best Paper Awards (three times)	University "Politehnica" of Bucharest (Romania)	1.0%
1977	•	Best Paper Awards (two times)	University "Politehnica" of Bucharest (Romania)	1.0%
1975	•	Highest Award (at graduation)	National College of Informatics (Romania)	0.5%
1971 – 1975	•	Gold Medal/First Prize (four times)	Romanian Physics Olympiad	0.1%

ADDITIONAL

INFORMATION

	MEMBERSHIP	
1999	 Marie Curie Fellowship Association 	MCFA
	 Association for Computing Machinery 	ACM
1992	 Senior Member (since 1996) Institute of Electrical and Electronics Engineering 	IEEE
	 International Neural Network Society 	INNS
1991	 Founding Member European Neural Network Society 	ENNS
	 Expert of the Romanian Academy of Science 	
1979	 Lions Club International (Centre International de Rencontres Universitaire) 	CIRU
	MISCELLANEOUS	
2017 – 2018	MEN CNATDCU (Ministry of Education Decree nr. 3991/06.06.2017)	Member
2013 – 2015	UAEU Promotion Advisory Group	Member
2009 – 2015	UAEU Mubadala Technology (previously ATIC) Advisory Board	Member
2013 – 2015	CIT Promotion Committee	Chair
2005 – 2013	CIT Promotion Committee (except 2007 – 2008)	Member
2014 – 2015	CIT Peer Evaluation of Teaching (PET) Committee	Member
2010 – 2013	UAEU Council (representing CIT)	Member
2008 – 2013	UAEU Graduate Research Studies Board	Member
2008 – 2011	UAEU Graduate Council	Member
2007 – 2009	UAEU Technical Task Force (inspecting and receiving the new CIT building)	Member
2006 – 2010	UAEU Research Affairs Committee	Member
2006 – 2007	UAEU IT Receiving Committee	Member
2011 – 2013	CIT Research Committee	Member
2011 – 2012	CIT Graduate Program Committee	Member
2009 – 2011	CIT Graduate Program Committee	Chair
2005 – 2011	CIT Research & Graduate Studies Committee	Chair
2005 – 2008	CIT Laboratories & Equipment Committee	Chair
2005 – 2006	CIT Recruitment Committee	Chair

2006 - 2011 2006 - 2010 2006 - 2009 2006 - 2007 2005 - 2011 2005 - 2008	CIT Strategic Planning Committee CIT Recruitment Committee CIT Honors Committee CIT Academic Performance Assessment Committee CIT College Council CIT Curriculum Committee				Member Member Member Member Member Member	
2006 2009 2008 2007 2006 2005	• Established and leading <i>Nano-ART</i> = <i>Nano Architectural Research Team</i> External examiner for one PhD thesis (member of the examination committee) External examiner for four PhD theses (member of the examination committee) External examiner for one PhD thesis (member of the examination committee) External examiner HCT Men's College, Abu Dhabi (9 students, 4 projects) External examiner for one PhD thesis (member of the examination committee) External examiner for one PhD thesis (member of the examination committee) External examiner for one PhD thesis (member of the examination committee)					
2001 - 2005 2001 - 2005 1998 - 2001 1997 - 1998 1985 - 1990 1987 JULY 1985 - 1990	 Member of the EEC Member of the Cor International Comp Program Chairman Secretary of the N Chair of the Stude Chair of the Stude 	nputer Engineering uter Science Conv of the IEEE Los Al ISc Examination B nts' National Comp	(Program) Commit entions/Academic lamos Section oard outer Training Camp	Advisory (Sinaia, I		WSU WSU ICSC LANL UPB UPB UPB
2011 - 2015 2010 - 2015 2009 2005 - 2008 2005 2003	 Associate Editor Task Force on Nan 	ate EditorNano Communication NetworksElsevieng Technologies Group on Nanoscale CommunicationsIEEEate EditorIEEE Transactions on Neural NetworksIEEEorce on Nano ArchitecturesIEEE-CS				Elsevier IEEE
2018 reviews 2017 reviews 2016 reviews 2015 reviews 2014 reviews 2013 reviews 2012 reviews 2011 reviews 2010 reviews 2009 reviews 2008 reviews 2006 reviews 2005 reviews []	(ongoing) 	2 Romania 3 Romania 9 Romania 1 Belgium 1 Switzerland 1 Switzerland 1 Belgium	1 Cyprus 1 Cyprus 1 book 2 books 1 book	2 MSc 1 PhD 4 PhD 1 PhD 1 PhD 1 PhD 1 PhD	13 journals 5 journals 2 journals 30 journals 31 journals 33 journals 19 journals 14 journals 15 journals 9 journals 5 journals 5 journals	 14 conferences 9 conferences 22 conferences 42 conferences 45 conferences 58 conferences 46 conferences 31 conferences 24 conferences 25 conferences 33 conferences 28 conferences 15 conferences 11 conferences

PUBLICATIONS	273	36 INVITED AND 7 BEST F	PAPER AWARDS (BESIDES 46 OTHER CO	ONFS. AND 67 TEC	H. REP.)
CITED	1474	HAND COUNTED (EXCLUDI	NG SELF-CITATIONS) — UPON REQUEST	PUBLICATIONS	H INDEX
~ 500	571/393	Web of Science (all/ex http://www.researcheric	cluding self-citation all databases) d.com/rid/F-7799-2015	144	11
~1100	1095	• •	(all, i.e., including self-citations) n/authid/detail.url?authorId=700486	155 5225	15
	1100	http://orcid.org/0000-00 Semantic Scholar	01-8185-956X (all, i.e., including self-citations)	176 94	36 HIC
	1100		cholar.org/author/Valeriu-Beiu/9048		001110
~2400		Google Scholar	(all, i.e., including self-citations)		
	2322	http://scholar.google.co	m/citations?user=u_PrdFwAAAAJ	277	23
	2509	Harzing Publish or Perisl	n (all, i.e., including self-citations)	335	23

LINKS	FOUR INVITED PRESENTATIONS
2014	 Bio-Inspired Designing with Arrays CMOS Emerg. Tech. Res. CMOSETR'14, Grenoble, France, July 8, 2014 http://books.google.ca/books?id=0L3aAwAAQBAJ&pg=PA102
2013	 Why Biology Can and Silicon Can't TUDresden, Germany, July 11, 2013, http://nano.tu-dresden.de/pages/seminar_636.html http://nano.tu-dresden.de/pubs/slides_others/2013_07_11_Beiu.pdf
2010	 Trustworthy Wings of the Mysterious Butterflies Intl. Nanotech. Conf. INC6, Grenoble, France, May 19, 2010 (http://incnano.org/)
2010	 On Brain Inspired Nano Interconnects (tutorial) IEEE Intl. Joint Conf. Neural Nets. IJCNN'10, Barcelona, Spain, July 18, 2010 http://cis.ieee.org/cis-educational-repository/cis-video-archive.html https://ieeetv.ieee.org/player/embed_play/130009/videowidth https://ieeetv.ieee.org/player/embed_play/130008/videowidth

LINKS		RELATED TO VITA	
1971 – 1975	•	"Tudor Vianu" National College of Informatics	http://www.lbi.ro/
1975 – 1980	•	University "Politehnica" of Bucharest Faculty of Control & Computers CS&E Department MSc supervisor	http://www.upb.ro/en/ http://acs.pub.ro/en/ https://cs.pub.ro/ http://ro.wikipedia.org/wiki/Mircea_Petrescu
1980 – 1982	•	Research Institute for Computer Techniques	http://www.itc.ro/
1982 – 2001	•	University "Politehnica" of Bucharest Faculty of Control & Computers CS&E Department	http://www.upb.ro/en/ http://acs.pub.ro/en/ https://cs.pub.ro/
1991 – 1994	•	Katholieke Universiteit Leuven Faculty of Engineering EE Department (ESAT) PhD supervisor	http://www.kuleuven.be/english http://eng.kuleuven.be/en http://www.esat.kuleuven.be/en http://www.esat.kuleuven.be/stadius/person.php?id=18
1994 – 1996	•	EU HCM Fellowship	Archived http://collections.internetmemory.org/haeu/201608 26184856/http://cordis.europa.eu/tmr/src/grants/ch bi/chbig_ro.htm
	•	King's College London School of Natural & Mathematical Sciences Department of Mathematics Centre for Neural Networks Scientific advisor	http://www.kcl.ac.uk/ http://www.kcl.ac.uk/nms/ http://www.kcl.ac.uk/nms/depts/mathematics/ http://www.mth.kcl.ac.uk/cnn/ [old link; not active] http://en.wikipedia.org/wiki/John_GTaylor
1996 – 1998	•	Los Alamos National Laboratory Nonproliferation & International Security	http://www.lanl.gov/ http://nis-www.lanl.gov/ [old link; changed]
1998 – 2001	•	RN2R/Rose Research LLC	http://patents.justia.com/assignee/RN2RLLC.html
2001 – 2005	•	Washington State University School of EE&CS	http://www.wsu.edu/ http://school.eecs.wsu.edu/
2005 – 2011	•	University of Ulster Intelligent System Research Centre	http://www.ulster.ac.uk/ Updated (several times) https://www.ulster.ac.uk/research/institutes/compu ter-science/groups/intelligent-systems-research- centre
2005 —	•	United Arab Emirates University College of Information Technology	http://www.uaeu.ac.ae/en/ http://www.cit.uaeu.ac.ae/en/
2015 —	•	"Aurel Vlaicu" University of Arad	http://www.uav.ro/en/