

OVERVIEW	PUBLISHED	ACCEPTED
<b>BOOKS</b>	2	3
<b>CHAPTERS</b>	8 (7 INVITED)	5
<b>PATENTS</b>	20	
<b>JOURNALS</b>	43 (2 INVITED)	3 (1 INVITED)
<b>CONFERENCES</b>	225 (28 INVITED)	
<b>TOTAL</b>	<b>309 (38 INVITED, 8 BEST PAPER AWARDS)</b>	
OTHER CONFERENCES	53 ( 7 INVITED, 1 BEST PAPER AWARD)	
TECHNICAL REPORTS	73	

**Books** 2

- V. Beiu and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures  
Book in progress (contract signed with World Scientific)
  - V. Beiu: VLSI Complexity of Discrete Neural Networks  
Book in progress (contract signed with Taylor & Francis)
  - V. Beiu, R. Andonie, and R. Dogaru: Fundamental Problems of Neural Networks  
Book in progress (contract signed with Technical Printing House)
- B<sub>2</sub> V. Beiu and S. Harous (Eds.): Innovations  
IEEE Press, November 2014 (ISBN 9781479972128) 1–132  
<https://doi.org/10.1109/INNOVATIONS.2014.6985768>
- B<sub>1</sub> A. Schmid, S. Goel, W. Wang, V. Beiu, and S. Carrara (Eds.): Nano-Net  
Springer, LNICS, October 2009 (ISBN 9783642024276) 1–286  
<https://doi.org/10.1007/978-3-642-04850-0>
- … V. Beiu: Neural Networks Using Threshold Gates  
A Complexity Analysis of Their Area- and Time-Efficient VLSI Implementations  
PhD dissertation (*summa cum laude*), Katholieke Universiteit Leuven, Leuven, Belgium  
U.D.C. 621.3.04977: 681.3\*C13 (x-27-151779-3), May 1994 1–222

**Chapters (7 INVITED)** 8

- V. Beiu and W. Ibrahim: On Enabling Redundant Designs for Nano Computations  
In V. Beiu and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
  - V. Beiu, J.M. Quintana, and M.J. Avedillo  
Threshold Logic Design and Implementations: From the Early Days into the Nanoera  
In V. Beiu and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
  - M.H. Sulieman and V. Beiu  
From Single Electron Technology (SET) Full Adders to Optimal Practical SET Adders  
In V. Beiu and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
  - V. Beiu and U. Rückert: Roadmap for Nano Architectures  
In V. Beiu and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
  - J. Nyathi, and V. Beiu: Advanced Techniques for Reducing Power Consumption  
In V. Beiu and U. Rückert (Eds.): Emerging Brain-Inspired Nano-Architectures
- Ch<sub>8</sub> V. Beiu, L. Zhang, A. Beg, W. Ibrahim, and M. Tache: Axon-Inspired Communication Systems *Invited*  
 Chapter 15 in J.E. Morris and K. Iniewski (Eds.): Nanoelectronic Device Applications Handbook, CRC/Taylor & Francis (UK/USA), 2013 (ISBN 9781466565234) 193–208

Ch <sub>7</sub>	A. Beg, M.H. Sulieman, V. Beiu, and W. Ibrahim: Low-Power Reliable Nano Adders Chapter 6 in J.E. Morris and K. Iniewski (Eds.): Nanoelectronic Device Applications Handbook, CRC/Taylor & Francis (UK/USA), 2013 (ISBN 9781466565234)	<i>Invited</i> , 67–75
Ch <sub>6</sub>	V. Beiu, W. Ibrahim, and S. Lazarova-Molnar On Device-level Majority von Neumann Multiplexing Chapter 72 in J.R. Rabuñal et al. (Eds.): Encyclopedia of Artificial Intelligence IGI Global, USA (Hershey, PA) and UK (London), 2009 (ISBN 9781599048499) <a href="https://doi.org/10.4018/978-1-59904-849-9.ch072">https://doi.org/10.4018/978-1-59904-849-9.ch072</a>	<i>Invited</i> , 471–479
Ch <sub>5</sub>	V. Beiu and W. Ibrahim: On Computing Nano-Architectures Using Unreliable Nano-Devices Chapter 12 in S.E. Lyshevski (Ed.): Nano- and Molecular-Electronics Handbook Taylor & Francis (UK/USA), May 2007 (ISBN 9780849385285)	<i>Invited</i> , 1–49
Ch <sub>4</sub>	V. Beiu: Entropy, Constructive Neural Learning, and VLSI Efficiency In R. Andonie, and D. Grosu (Eds.): Neural Priorities in Data Transmission and EDA Tempus SJEP 8180-94, “Transilvania” Univ. of Brașov, Brașov, Romania, 1998 <a href="https://dgrosu.eng.wayne.edu/_resources/pdfs/neurotop.pdf">https://dgrosu.eng.wayne.edu/_resources/pdfs/neurotop.pdf</a>	<i>Invited</i> , 38–74
Ch <sub>3</sub>	V. Beiu: Constant Fan-in Discrete Neural Networks Are VLSI-Optimal Chapter 12 in S.W. Ellacott, J.C. Mason, and I.J. Anderson (Eds.) Mathematics of Neural Networks Models, Algorithms and Applications Kluwer Academic, Boston, MA, USA, 1997 (ISBN 9781461377948)	89–94
		<a href="https://doi.org/10.1007/978-1-4615-6099-9_12">https://doi.org/10.1007/978-1-4615-6099-9_12</a>
Ch <sub>2</sub>	V. Beiu: Digital Integrated Circuit Implementations (of Neural Networks) Chapter E1.4 in E. Fiesler, and R. Beale (Eds.): Handbook of Neural Computations Institute of Physics, New York, NY, USA, 1996 (ISBN 9780750303125)	<i>Invited</i> , E1.4.1–34
Ch <sub>1</sub>	V. Beiu: Optimal VLSI Implementations of Neural Networks Chapter 18 in J.G. Taylor (Ed.): Neural Networks and Their Applications John Wiley & Sons, Chichester, UK, 1996 (ISBN 9780471962823)	<i>Invited</i> , 255–276

**PATENTS (SINGLE AUTHOR ON ALL OF THEM)**

**20**

–	V. Beiu: Procedure Enabling Statistical Meaningful Evaluation of Any Physical Feature or Figure-of-Merit of a Digital or Analog Circuit UAEU Intellectual Property Disclosure, Jul. 16, 2014 & Feb. 11, 2015 (Rouse Ref. U0018-00167)	
P <sub>20</sub>	V. Beiu: Low-Power Differential Conductance-Based Logic Gate and Method of Operation Thereof (Washington, DC, USA, June 17, 2003) US40319573 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US40319573">https://patentscope.wipo.int/search/en/detail.jsf?docId=US40319573</a>	1–18
P <sub>18, 19</sub>	V. Beiu: Microprocessor and a Digital Signal Processor Including Adder and Multiplier Circuits Employing Logic Gates Having Discrete and Weighted Inputs (February 4, 2003) US39973941 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US39973941">https://patentscope.wipo.int/search/en/detail.jsf?docId=US39973941</a> US39287083 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US39287083">https://patentscope.wipo.int/search/en/detail.jsf?docId=US39287083</a>	1–14
P <sub>17</sub>	V. Beiu: Adder Circuits Employing Logic Gates Having Discrete Weighted Inputs and a Method of Operation Therewith (Washington, DC, USA, December 31, 2002) US39287082 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US39287082">https://patentscope.wipo.int/search/en/detail.jsf?docId=US39287082</a>	1–13
P <sub>13–16</sub>	V. Beiu: Adder Having Reduced Number of Internal Layers and Method of Operation Thereof (Washington, DC, USA, August 20, 2002) AU180986431 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=AU180986431">https://patentscope.wipo.int/search/en/detail.jsf?docId=AU180986431</a> TW 493139 <a href="https://www.tipo.gov.tw/en/mp-2.html">https://www.tipo.gov.tw/en/mp-2.html</a> (do a search) US39682800 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US39682800">https://patentscope.wipo.int/search/en/detail.jsf?docId=US39682800</a> WO2001023992 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=WO2001023992">https://patentscope.wipo.int/search/en/detail.jsf?docId=WO2001023992</a>	1–11

P <sub>9-12</sub>	V. Beiu: Noise Tolerant Conductance-Based Logic Gate and Methods of Operation and Manufacturing Thereof (Washington, DC, USA, August 6, 2002)	1–16
	AU180951667 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=AU180951667">https://patentscope.wipo.int/search/en/detail.jsf?docId=AU180951667</a>	
	TW 483249 <a href="https://www.tipo.gov.tw/en/mp-2.html">https://www.tipo.gov.tw/en/mp-2.html</a> (do a search)	
	US39680498 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US39680498">https://patentscope.wipo.int/search/en/detail.jsf?docId=US39680498</a>	
	WO2001024367 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=W02001024367">https://patentscope.wipo.int/search/en/detail.jsf?docId=W02001024367</a>	
P <sub>8</sub>	V. Beiu: Logic Gate Having Reduced Power Dissipation and Method of Operation Thereof (Washington, DC, USA, July 10, 2001)	1–19
	US39453725 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US39453725">https://patentscope.wipo.int/search/en/detail.jsf?docId=US39453725</a>	
P <sub>2-7</sub>	V. Beiu: Adder and Multiplier Circuits Employing Logic Gates Having Discrete, Weighted Inputs and Methods of Performing Combinatorial Operations Therewith (March 20, 2001)	1–14
	AU180873674 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=AU180873674">https://patentscope.wipo.int/search/en/detail.jsf?docId=AU180873674</a>	
	TW 481774 <a href="https://www.tipo.gov.tw/en/mp-2.html">https://www.tipo.gov.tw/en/mp-2.html</a> (do a search)	
	US40229075 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US40229075">https://patentscope.wipo.int/search/en/detail.jsf?docId=US40229075</a>	
	US39353335 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US39353335">https://patentscope.wipo.int/search/en/detail.jsf?docId=US39353335</a>	
	US39287081 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=US39287081">https://patentscope.wipo.int/search/en/detail.jsf?docId=US39287081</a>	
	WO2000017802 <a href="https://patentscope.wipo.int/search/en/detail.jsf?docId=W02000017802">https://patentscope.wipo.int/search/en/detail.jsf?docId=W02000017802</a>	
P <sub>1</sub>	V. Beiu: LSI Unit for Mutual Exclusion Dispozitiv de excludere mutuală a unor sarcini referitoare la controlul asupra unor resurse	1–12
	RO 84763, April 26, 1984 <a href="https://patents.google.com/patent/R084763B1/en">https://patents.google.com/patent/R084763B1/en</a>	

### JOURNALS (3 INVITED)

43

...	V. Beiu et al.: The Curse of Constant Failure Rates, Inputs and Averaging – A Comprehensive Review	
...	V. Beiu et al.: Brain-inspired Computing Revisited – Why Energy Consumption Is So Elusive	
...	V. Beiu, R.-M. Beiu, and V. Dragoi: The Trustworthy Wings of the Mysterious Butterflies	
...	M. Jianu, M. Jianu, L. Daus, and V. Beiu: Computing the Reliability of Hammock Networks in Quadratic Time with Respect to Length	
...	V. Beiu and M. Tache: Revisiting Schmitt Trigger Tolerance to Variations	
...	V. Beiu: Brain Inspired Nano Architectures Intl. J. Comp. Comm. & Ctrl.	<i>Invited<sub>3</sub></i>
J <sub>43</sub>	V. Dragoi and V. Beiu Which Coefficients Matter Most – Consecutive- <i>k</i> -out-of- <i>n</i> :F Systems Revisited IEEE Trans. Reliab., vol. 73, no. 3, Sep. 2024 (IF <sub>2023</sub> ~ 5, SJR ~ 1.264) <a href="https://doi.org/10.1109/TR.2024.3353908">https://doi.org/10.1109/TR.2024.3353908</a>	1633–1646
J <sub>42</sub>	M. Nagy, S.R. Cowell, and V. Beiu On the Construction of 3D Fibonacci Spirals Mathematics, vol. 12, no. 2, Jan. 2024 (IF <sub>2023</sub> ~ 2.3, SJR ~ 0.498)	art. 201 (1–19)
	<a href="https://doi.org/10.3390/math12020201">https://doi.org/10.3390/math12020201</a>	
J <sub>41</sub>	M. Jianu, L. Daus, V. Dragoi, and V. Beiu The Roots of the Reliability Polynomials of Circular Consecutive- <i>k</i> -out-of- <i>n</i> :F Systems Mathematics, vol. 11, no. 20, Oct. 2023 (IF <sub>2023</sub> = 2.3, SJR = 0.498) <a href="https://doi.org/10.3390/math11204252">https://doi.org/10.3390/math11204252</a>	art. 4252 (1–12)
J <sub>40</sub>	M. Jianu, L. Daus, V. Dragoi, and V. Beiu Reliability Polynomials of Consecutive- <i>k</i> -out-of- <i>n</i> :F Systems Have Unbounded Roots Networks, vol. 82, no. 3, Oct. 2023 (IF <sub>2023</sub> = 1.6, SJR = 0.873) <a href="https://doi.org/10.1002/net.22168">https://doi.org/10.1002/net.22168</a>	222–228

- J<sub>39</sub> V. Dragoi and V. Beiu  
 Fast Reliability Ranking of Matchstick Minimal Networks  
*Networks*, vol. 79, no. 4, Jun. 2022 (IF<sub>2022</sub> = 2.1, SJR = 0.908)  
<https://doi.org/10.1002/net.22064> **Highly cited**  
479–500
- J<sub>38</sub> M. Nagy, S.R. Cowell, and V. Beiu  
 Survey of Cubic Fibonacci Identities – When Cuboids Carry Weight  
*Intl. J. Comp. Comm. & Ctrl.*, vol. 17, no. 2, Apr. 2022 (IF<sub>2022</sub> = 2.7, SJR ~ 0.458) art. 4616 (1–20)  
<https://doi.org/10.15837/ijccc.2022.2.4616>
- J<sub>37</sub> V. Beiu, L. Daus, M. Jianu, A. Mihai, and I. Mihai  
 On a Surface Associated with Pascal's Triangle  
*Symmetry*, vol. 14, no. 2, Feb. 2022 (IF<sub>2022</sub> = 2.7, SJR = 0.483) art. 411 (1–12)  
<https://doi.org/10.3390/sym14020411>
- J<sub>36</sub> V. Dragoi, S.R. Cowell, and V. Beiu  
 Four Input Sorter Good, Larger Ones Not So Good  
*IEEE Trans. Nanotech.*, vol. 20, Sep. 2021 (IF<sub>2021</sub> = 2.967, SJR = 0.577) 775–783  
<https://doi.org/10.1109/TNANO.2021.3113731>
- J<sub>35</sub> V. Dragoi and V. Beiu  
 Studying the Binary Erasure Polarization Subchannels Using Network Reliability  
*IEEE Comm. Lett.*, vol. 24, no. 1, Jan. 2020 (IF<sub>2020</sub> = 3.436, SJR = 0.929) 62–66  
<https://doi.org/10.1109/LCOMM.2019.2947910>
- J<sub>34</sub> V. Dragoi, S.R. Cowell, V. Beiu, S. Hoara, and P. Gaspar  
 How Reliable Are Compositions of Series and Parallel Networks  
 Compared with Hammocks?  
*Intl. J. Comp. Comm. & Ctrl.*, vol. 13, no. 5, Oct. 2018 (IF<sub>2018</sub> = 1.585, SJR = 0.368) 772–791  
<https://doi.org/10.15837/ijccc.2018.5.3354>
- J<sub>33</sub> M. Tache, W. Ibrahim, F. Kharbash, and V. Beiu  
 Reliability and Performance of Optimised Schmitt Trigger Gates  
*IET Journal of Engineering*, vol. 2018, no. 8, Aug. 2018 735–744  
<https://doi.org/10.1049/joe.2018.0091>
- J<sub>32</sub> S.R. Cowell, M. Nagy, and V. Beiu  
 A Proof of a Generic Fibonacci Identity from Wolfram's MathWorld  
*Theory and Applications of Mathematics & Computer Science*, vol. 8, no. 1, Apr. 2018 60–63  
<http://www.uav.ro/applications/se/journal/index.php/TAMCS/article/view/175>  
<https://typeset.io/pdf/a-proof-of-a-generic-fibonacci-identity-from-wolfram-s-53do8mmhhy.pdf>
- J<sub>31</sub> S.R. Cowell, V. Beiu, L. Daus, and P. Poulin  
 On the Exact Reliability Enhancements of Small Hammock Networks  
*IEEE Access*, vol. 6, no. 1, Apr. 2018 (IF = 4.098, SJR = 0.609) 25411–25426  
<https://doi.org/10.1109/ACCESS.2018.2828036>
- J<sub>30</sub> R.-M. Beiu, V. Beiu, and V.-F. Duma  
 Fiber Optic Mechanical Deformation Sensors Employing Perpendicular Photonic Crystals  
*Optics Express*, vol. 25, no. 19, 18 Sep. 2017 (IF = 3.561, SJR = 1.473) 23388–23398  
<https://doi.org/10.1364/OE.25.023388>
- J<sub>29</sub> V. Beiu and M. Tache  
 On Threshold Voltage Variation-Tolerant Designs  
*Theory and Applications of Mathematics & Computer Science*, vol. 7, no. 1, Apr. 2017 47–58  
[http://www.uav.ro/stiinte\\_exacte/journal/index.php/TAMCS/article/view/159](http://www.uav.ro/stiinte_exacte/journal/index.php/TAMCS/article/view/159)  
<https://typeset.io/journals/theory-and-applications-of-mathematics-computer-science-ac6w1jen/2017>

- J<sub>28</sub> V. Beiu and L. Daus  
 Reliability Bounds for Two Dimensional Consecutive Systems  
*Nano Communication Networks*, vol. 6, no. 3, Sep. 2015 (SJR = 0.469)  
 Special Issue on Biological Information and Communication Technology  
<https://doi.org/10.1016/j.nancom.2015.04.003> *Invited*<sub>2</sub>  
 145–152
- J<sub>27</sub> L. Daus and V. Beiu  
 Lower and Upper Reliability Bounds for Consecutive-*k*-out-of-*n*:*F* Systems  
*IEEE Transactions on Reliability*, vol. 64, no. 3, Sep. 2015 (IF = 2.287, SJR = 1.930) 1128–1135  
<https://doi.org/10.1109/TR.2015.2417527>
- J<sub>26</sub> M. Tache, V. Beiu, W. Ibrahim, F. Kharbash, and M. Alioto  
 Enhancing the Static Noise Margins by Sizing Length for Ultra-Low Voltage/Power/Energy Gates  
*Journal of Low Power Electronics*, vol. 10, no. 1, Mar. 2014 (SJR = 0.186) 137–148  
<https://doi.org/10.1166/jolpe.2014.1305> *Invited*
- J<sub>25</sub> G. Wendum, D. Vuillaume, M. Calame, S. Yitzchaik, C. Gamrat, G. Cuniberti, and V. Beiu  
 SYMONE Project: SYnaptic MOlecular NEtworks for Bio-inspired Information Processing  
*Journal of Unconventional Computing*, vol. 8, no. 4, Nov. 2012 (IF = 0.431, SJR = 0.205) 325–332  
<http://www.oldcitypublishing.com/journals/ijuc-home/ijuc-issue-contents/ijuc-volume-8-number-4-2012/ijuc-8-4-p-325-332/>
- J<sub>24</sub> W. Ibrahim, V. Beiu, and A. Beg  
 Optimum Reliability Sizing for Complementary Metal Oxide Semiconductor Gates  
*IEEE Transactions on Reliability*, vol. 61, no. 3, Sep. 2012 (IF = 2.293, SJR = 1.516) 675–686  
<https://doi.org/10.1109/TR.2012.2206249>
- J<sub>23</sub> W. Ibrahim, V. Beiu, and A. Beg  
 GREDA: A Fast and More Accurate CMOS Gates Reliability EDA Tool  
*IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems*  
 vol. 31, no. 4, Apr. 2012 (IF = 1.093, SJR = 0.790) 509–521  
<https://doi.org/10.1109/TCAD.2011.2176123>
- J<sub>22</sub> W. Ibrahim and V. Beiu  
 Using Bayesian Networks to Accurately Calculate the Reliability of CMOS Gates  
*IEEE Transactions on Reliability*, vol. 60, no. 3, Sep. 2011 (IF = 1.285, SJR = 1.337) 538–549  
<https://doi.org/10.1109/TR.2011.2161032>
- J<sub>21</sub> V. Beiu and W. Ibrahim  
 Devices and Input Vectors Are Shaping von Neumann Multiplexing  
*IEEE Transactions on Nanotechnology*, vol. 10, no. 3, May 2011 (IF = 2.292, SJR = 1.271) 606–616  
<https://doi.org/10.1109/TNANO.2010.2059036>
- J<sub>20</sub> V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid  
 On Two-layer Brain-inspired Hierarchical Topologies — A Rent’s Rule Approach  
*Transactions on High-Performance Embedded Architecture and Compilers (HiPEAC)* IV  
 P. Stenström (Ed.), Springer LNCS 6769, Jan. 2011 311–333  
[https://doi.org/10.1007/978-3-642-24568-8\\_16](https://doi.org/10.1007/978-3-642-24568-8_16)
- J<sub>19</sub> W. Ibrahim and V. Beiu  
 Threshold Voltage Variations Make Full Adders Reliabilities Similar  
*IEEE Transactions on Nanotechnology*, vol. 9, no. 6, Nov. 2010 (IF = 1.864, SJR = 1.203) 664–667  
<https://doi.org/10.1109/TNANO.2010.2066573>

- J<sub>18</sub> W. Ibrahim, V. Beiu, and M.H. Sulieman  
 On the Reliability of Majority Gates Full Adders  
 IEEE Transactions on Nanotechnology, vol. 7, no. 1, Jan. 2008 (IF = 2.154, SJR = 1.387) 56–67  
<https://doi.org/10.1109/TNANO.2007.915203>
- J<sub>17</sub> V. Beiu, S. Aunet, J. Nyathi, R.R. Rydberg III, and W. Ibrahim  
 Serial Addition: Locally Connected Architectures  
 IEEE Transactions on Circuits & Systems I, vol. 54, no. 11, Nov. 2007 (IF = 1.204, SJR = 1.438)  
 Special Issue on Circuits and Computing Architectures for Nanotechnology 2564–2579  
<https://doi.org/10.1109/TCSI.2007.907885>
- J<sub>16</sub> M.H. Sulieman, and V. Beiu  
 On Single Electron Technology Full Adders  
 IEEE Transactions on Nanotechnology, vol. 4, no. 6, Nov. 2005 (IF = 2.112, SJR = 2.455) 669–680  
<https://doi.org/10.1109/TNANO.2005.858609>
- J<sub>15</sub> S. Roy and V. Beiu  
 Majority Multiplexing — Economical Redundant Fault-Tolerant Design for Nano Architectures  
 IEEE Transactions on Nanotechnology, vol. 4, no. 4, Jul. 2005 (IF = 2.112, SJR = 2.455) 441–451  
<https://doi.org/10.1109/TNANO.2005.851251>
- J<sub>14</sub> V. Beiu, J.M. Quintana, and M.J. Avedillo  
 VLSI Implementations of Threshold Gates — A Comprehensive Survey  
 IEEE Transactions on Neural Networks, vol. 14, no. 5, May 2003 (IF = 1.666, SJR = 1.727)  
 Special Issue on Hardware Implementations of Neural Networks 1217–1243  
<https://doi.org/10.1109/TNN.2003.816365>
- J<sub>13</sub> V. Beiu: On VLSI-Optimal Neural Computations  
 Journal of Control Engineering & Applied Informatics, vol. 4, no. 2, Feb. 2002 (IF later) 5–20  
<http://www.ceai.srait.ro/index.php?journal=ceai&page=article&op=view&path%5B%5D=89>
- J<sub>12</sub> V. Beiu: On Optimal Computations Using Perceptrons  
 Journal of Control Engineering & Applied Informatics, vol. 4, no. 1, Jan. 2002 (IF later) 33–43  
<http://www.ceai.srait.ro/index.php?journal=ceai&page=article&op=view&path%5B%5D=84>
- J<sub>11</sub> V. Beiu, S. Draghici, and T. De Pauw  
 A Constructive Approach to Calculating Lower Entropy Bounds  
 Neural Processing Letters, vol. 9, no. 1, Feb. 1999 (IF = 0.405, SJR = 1.162) 1–12  
<https://doi.org/10.1023/A:1018659009494>
- J<sub>10</sub> V. Beiu and H.E. Makaruk  
 Deeper Sparsely Nets Can Be Optimal  
 Neural Processing Letters, vol. 8, no. 3, Dec. 1998 (IF = 0.286, SJR later) 201–210  
<https://doi.org/10.1023/A:1009665432594>
- J<sub>9</sub> V. Beiu: On the Circuit and VLSI Complexity of Threshold Gate COMPARISON  
 Neurocomputing, vol. 19, no. 1, Apr. 1998 (IF = 0.453, SJR later) 77–98  
[https://doi.org/10.1016/S0925-2312\(97\)00099-4](https://doi.org/10.1016/S0925-2312(97)00099-4)
- J<sub>8</sub> V. Beiu: Reduced Complexity Constructive Learning Algorithm  
 Neural Network World, vol. 8, no. 1-3, Jan. 1998 (IF later, SJR later) 1–38
- J<sub>7</sub> V. Beiu and J.G. Taylor  
 On the Circuit Complexity of Sigmoid Feedforward Neural Networks  
 Neural Networks, vol. 9, no. 7, Oct. 1996 (IF = 1.325, SJR later) 1155–1171  
[https://doi.org/10.1016/0893-6080\(96\)00130-X](https://doi.org/10.1016/0893-6080(96)00130-X)

J <sub>6</sub>	V. Beiu: Entropy Bounds for Classification Algorithms Neural Network World, vol. 6, no. 4, Jul. 1996 (IF later, SJR later)	497–505
J <sub>5</sub>	V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins: Close Approximations of Sigmoid Functions by Sum of Steps for VLSI Implementation of Neural Networks Scientific Annals of "Al. I. Cuza" University of Iași, vol. 40, no. 3, 1994 (IF later) <a href="https://www.info.uaic.ro/en/sacs_articles/close-approximations-of-sigmoid-functions-by-sum-of-step-for-vlsi-implementation-of-neural-networks/">https://www.info.uaic.ro/en/sacs_articles/close-approximations-of-sigmoid-functions-by-sum-of-step-for-vlsi-implementation-of-neural-networks/</a>	5–34
J <sub>4</sub>	V. Beiu, D.C. Ioan, and M.C. Dumbrava Continuous Boltzmann Machines: Theoretical Aspects and Applications Neural Network World, vol. 2, no. 2, Mar. 1992 (IF later, SJR later)	201–226
J <sub>3</sub>	V. Beiu: From Systolic Arrays to Neural Networks Scientific Annals of "Al. I. Cuza" University of Iași, vol. 35, no. 4, 1989 (IF later)	375–385
J <sub>2</sub>	V. Ivanov and V. Beiu Search Algorithm for an Inference Machine: Software and Hardware UPB Scientific Bulletin, Control & Computers, vol. AC-50, 1988 (SJR later)	83–96
J <sub>1</sub>	E. Oltean and V. Beiu Numerical Aspects in the Implementation of Self-Tuning Algorithms UPB Scientific Bulletin, Control & Computers, vol. AC-48, 1986 (SJR later)	79–92

**CONFERENCES (PEER-REVIEWED)                  28 INVITED AND 8 BEST PAPER AWARDS                  225**

- V. Beiu: Why the Brain Can and Silicon Can't – The Energy Conundrum
- V. Beiu: Why Neural Energy/Power Is So Elusive
- M. Tache et al.: From Trust (Reliable) to Dust (Silicon Chips) – Bridging the Network-Circuit Divide

**2023                  1**

C <sub>225</sub>	P. Poulin, S.R. Cowell, and V. Beiu Two-Terminal Reliability of the K <sub>4</sub> -Ladder—Revisited International Conference on Mathematical Modeling in Physical Sciences IC-MSQUARE 2023 Belgrade, Serbia, August 28-31, 2023, Springer Proc. Maths. & Statistics, vol. 446, May 2024 195–209 <a href="https://doi.org/10.1007/978-3-031-52965-8_16">https://doi.org/10.1007/978-3-031-52965-8_16</a>
------------------	--

**2022                  8**

C <sub>224</sub>	R.-M. Beiu, V. Dragoi, and V. Beiu 3D Hammocks for Communications International Workshop on Soft Computing Applications SOFA2022 Arad, Romania, November 21-23, 2022 <a href="https://doi.org/pending">https://doi.org/pending</a>	Pending
C <sub>223</sub>	R.-M. Beiu, S. Hoara, and V. Beiu Quantum Is Making Hammocks Ubiquitous International Workshop on Soft Computing Applications SOFA2022 Arad, Romania, November 21-23, 2022 <a href="https://doi.org/pending">https://doi.org/pending</a>	Pending
C <sub>222</sub>	M. Tache, V. Dragoi, and V. Beiu On Low Power Redundant Schemes International Workshop on Soft Computing Applications SOFA2022 Arad, Romania, November 21-23, 2022 <a href="https://doi.org/pending">https://doi.org/pending</a>	Pending

- C<sub>221</sub> A.-C. Beiu, R.-M. Beiu, and V. Beiu  
 Optimal Design of Linear Consecutive Systems  
 ACM Intl. Conf. Nanoscale Computing & Communication NanoCom2022  
 Barcelona, Spain, October 05-07, 2022 art. 24  
<https://doi.org/10.1145/3558583.3558863>  
<https://doi.org/10.54985/peeref.2303p3503376>
- C<sub>220</sub> M. Tache, S. Hoara, V. Dragoi, and V. Beiu  
 Green AI from Kirchhoff to Shannon  
 International Conference on Computers Communications and Control ICCCC2022  
 Baile Felix, Romania, May 16-20, 2022 (Chp. 37, Springer AISC vol. 1435, 2023) 433–443  
[https://doi.org/10.1007/978-3-031-16684-6\\_37](https://doi.org/10.1007/978-3-031-16684-6_37)
- C<sub>219</sub> M. Jianu, L. Daus, S. Hoara, and V. Beiu  
 Using Delta-Wye Transformations for Estimating Network's Reliability  
 International Conference on Computers Communications and Control ICCCC2022  
 Baile Felix, Romania, May 16-20, 2022 (Chp. 35, Springer AISC vol. 1435, 2023) 415–426  
[https://doi.org/10.1007/978-3-031-16684-6\\_35](https://doi.org/10.1007/978-3-031-16684-6_35)
- C<sub>218</sub> L. Daus, V. Dragoi, M. Jianu, D. Bucerzan, and V. Beiu  
 On the Roots of Certain Reliability Polynomials  
 International Conference on Computers Communications and Control ICCCC2022  
 Baile Felix, Romania, May 16-20, 2022 (Chp. 34, Springer AISC vol. 1435, 2023) 401–414  
[https://doi.org/10.1007/978-3-031-16684-6\\_34](https://doi.org/10.1007/978-3-031-16684-6_34)
- C<sub>217</sub> V. Beiu, S. Hoara, and R.-M. Beiu  
 Bridging Reliability to Efficiency – Consecutive Elegant and Simple Design  
 International Conference on Computers Communications and Control ICCCC2022  
 Baile Felix, Romania, May 16-20, 2022 (Chp. 33, Springer AISC vol. 1435, 2023) 387–400  
[https://doi.org/10.1007/978-3-031-16684-6\\_33](https://doi.org/10.1007/978-3-031-16684-6_33)

## 2021 1

- C<sub>216</sub> V. Beiu: The Unfolding Road from Dust to Trust Invited<sub>28</sub>  
 SPIE International Conference “Advances in 3OM: Opto-Mechatronics, Opto-Mechanics and Optical Metrology” (Adv3OM 2021)  
 Timisoara, Romania, December 13-16, 2021 (SPIE vol. 12170, May 2022) 1217007(1–7)  
<https://doi.org/10.1117/12.2601821>

## 2020 8

- C<sub>215</sub> V. Beiu, V. Dragoi, and R.-M. Beiu  
 Why Reliability for Computing Needs Rethinking  
 IEEE International Conference on Rebooting Computing ICRC 2020, December 1-3, 2020 16–25  
<https://doi.org/10.1109/ICRC2020.2020.00006>  
 Mentioned under Selected Articles from IEEE Computer Society Digital Library: “The significance of noise in communications theory is long-established, but similar issues have not generally been considered for computing systems. However, looking to the future, computation will depend on large numbers of nanoscale devices and networks with varying degrees of unreliability. The authors present a unified theory of reliability in future computational networks.” (IEEE Rebooting Computing Highlights, May 2021)
- C<sub>214</sub> V. Dragoi and V. Beiu  
 Consecutive Systems Asymptotic Threshold Behaviors  
 International Workshop on Soft Computing Applications SOFA2020  
 Virtual conference, November 27-29, 2020 (Springer, AISC vol. 1438, 2023) 691–701  
[https://doi.org/10.1007/978-3-031-23636-5\\_53](https://doi.org/10.1007/978-3-031-23636-5_53)

C <sub>213</sub>	L. Daus, M. Jianu, R.-M. Beiu, and V. Beiu A Tale of Catalan Triangles – Counting Lattice Paths International Workshop on Soft Computing Applications SOFA2020 Virtual conference, November 27-29, 2020 (Springer, AISC vol. 1438, 2023) <a href="https://doi.org/10.1007/978-3-031-23636-5_52">https://doi.org/10.1007/978-3-031-23636-5_52</a>	677–690
C <sub>212</sub>	M. Nagy, V. Dragoi, and V. Beiu Employing Sorting Nets for Designing Reliable Computing Nets IEEE Intl. Conf. Nanotech. IEEE-NANO 2020, Virtual, July 29-31, 2020 <a href="https://doi.org/10.1109/NANO47656.2020.9183395">https://doi.org/10.1109/NANO47656.2020.9183395</a>	370–375
C <sub>211</sub>	S.R. Cowell, S. Hoara, and V. Beiu Experimenting with Beta Distributions for Approximating Hammocks' Reliability International Conference on Computers Communications and Control ICCCC2020 Virtual conference, May 11-15, 2020 In I. Dzitac et al. (Eds.): ICCCC 2020, Springer AISC 1243, 2021 <a href="https://doi.org/10.1007/978-3-030-53651-0_6">https://doi.org/10.1007/978-3-030-53651-0_6</a>	<i>Best Paper Award</i> 70–81
C <sub>210</sub>	S. Hoara, R.-M. Beiu, and V. Beiu Investigating Hammock Networks on IBM Q International Conference on Computers Communications and Control ICCCC2020 Virtual conference, May 11-15, 2020 In I. Dzitac et al. (Eds.): ICCCC2020, Springer AISC 1243, 2021 <a href="https://doi.org/10.1007/978-3-030-53651-0_5">https://doi.org/10.1007/978-3-030-53651-0_5</a>	57–69
C <sub>209</sub>	S.R. Cowell, M. Nagy, and V. Beiu Reliability of Two-Terminal Networks Equivalent to Small Optimal Sorting Nets International Conference on Computers Communications and Control ICCCC2020 Virtual conference, May 11-15, 2020 In I. Dzitac et al. (Eds.): ICCCC 2020, Springer AISC 1243, 2021 <a href="https://doi.org/10.1007/978-3-030-53651-0_4">https://doi.org/10.1007/978-3-030-53651-0_4</a>	45–56
C <sub>208</sub>	V. Dragoi, S.R. Cowell, and V. Beiu Tight Bounds on the Coefficients of Consecutive $k$ -out-of- $n:F$ Systems International Conference on Computers Communications and Control ICCCC2020 Virtual conference, May 11-15, 2020 In I. Dzitac et al. (Eds.): ICCCC 2020, Springer AISC 1243, 2021 <a href="https://doi.org/10.1007/978-3-030-53651-0_3">https://doi.org/10.1007/978-3-030-53651-0_3</a>	35–44

## 2018

11

C <sub>207</sub>	V. Dragoi, V. Beiu, and D. Bucerzan Vulnerabilities of the McEliece Variants Based on Polar Codes International Conference on Security for Information Technology & Communications SecITC'18 Bucharest, Romania, November 08-09, 2018 In J.-L. Lanet and C. Toma (Eds.): SecITC 2018, Springer, LNCS 11359, 2019 <a href="https://doi.org/10.1007/978-3-030-12942-2_29">https://doi.org/10.1007/978-3-030-12942-2_29</a>	376–390
C <sub>206</sub>	V. Beiu, S.R. Cowell, and V. Dragoi The Posets for Reliability: How Fine Can They Be? International Workshop on Soft Computing Applications SOFA'18 Arad, Romania, September 13-15, 2018 In V.E. Balas et al. (Eds.): SOFA 2018, Springer, AISC 1221, 2021 <a href="https://doi.org/10.1007/978-3-030-51992-6_10">https://doi.org/10.1007/978-3-030-51992-6_10</a>	115–129

- C<sub>205</sub> V. Dragoi, S.R. Cowell, and V. Beiu  
 Ordering Series and Parallel Compositions  
 IEEE International Conference on Nanotechnology IEEE-NANO'18  
 Cork, Ireland, July 23-26, 2018 8626408(1–4)  
<https://doi.org/10.1109/NANO.2018.8626408>
- C<sub>204</sub> S.R. Cowell, V. Dragoi, N.-C. Rohatinovici, and V. Beiu  
 Effective Conductances of Moore-Shannon Hammocks  
 IEEE International Conference on Nanotechnology IEEE-NANO'18  
 Cork, Ireland, July 23-26, 2018 8626295(1–4)  
<https://doi.org/10.1109/NANO.2018.8626295>
- C<sub>203</sub> V. Dragoi, S.R. Cowell, M. Nagy, and V. Beiu  
 Matchstick Minimal Circuits  
 International Symposium Research and Education in an Innovation Era ISREIE'18  
 Arad, Romania, May 17-20, 2018 (ISSN 2065-2569) 112–121  
<https://uav.ro/en/conferences/isreie-2018>
- C<sub>202</sub> R.-M. Beiu, V.-F. Duma, and V. Beiu  
 The Latest on the Axon Initial Segment  
 IEEE International Conference on Computers Communications and Control ICCTC'18  
 Baile Felix/Oradea, Romania, May 08-12, 2018 136–141  
<https://doi.org/10.1109/ICCTC.2018.8390450>
- C<sub>201</sub> N.-C. Rohatinovici, S.R. Cowell, L. Daus, P. Poulin, V. Dragoi, V.E. Balas, and V. Beiu  
 On Algorithms for Evaluating the Reliability of Large Hammock Networks  
 IEEE International Conference on Computers Communications and Control ICCTC'18  
 Baile Felix/Oradea, Romania, May 08-12, 2018 131–135  
<https://doi.org/10.1109/ICCTC.2018.8390449>
- C<sub>200</sub> V. Dragoi, S.R. Cowell, S. Hoara, P. Gaspar, and V. Beiu  
 Can Series and Parallel Compositions Improve on Hammocks? Best Paper Award, 124–130  
 IEEE International Conference on Computers Communications and Control ICCTC'18  
 Baile Felix/Oradea, Romania, May 08-12, 2018  
<https://doi.org/10.1109/ICCTC.2018.8390448>
- C<sub>199</sub> V. Beiu, S.R. Cowell, V. Dragoi, S. Hoara, and P. Gaspar  
 Hammocks versus Hammock  
 IEEE International Conference on Computers Communications and Control ICCTC'18  
 Baile Felix/Oradea, Romania, May 08-12, 2018 119–123  
<https://doi.org/10.1109/ICCTC.2018.8390447>
- C<sub>198</sub> M. Nagy, S.R. Cowell, and V. Beiu  
 Are 3D Fibonacci Spirals for Real? — From Science to Arts and Back to Science  
 IEEE International Conference on Computers Communications and Control ICCTC'18  
 Baile Felix/Oradea, Romania, May 08-12, 2018 91–96  
<https://doi.org/10.1109/ICCTC.2018.8390443>
- C<sub>197</sub> R.-M. Beiu, V. Beiu, and V.-F. Duma  
 Ultra-small Mechanical Deformation Sensor  
 Using a Hybrid Fiber Optic-based Triangular Photonic Crystal Structure  
 SPIE Photonics Europe 2018 (SPIE Vol. 10678)  
 Strasbourg, France, April 22-26, 2018 106780Z(1–6)  
<https://doi.org/10.1117/12.2307017>

- C<sub>196</sub> S.R. Cowell, V. Beiu, L. Daus, and P. Poulin  
 On Cylindrical Hammock Networks  
 IEEE International Conference on Nanotechnology IEEE-NANO'17  
 Pittsburgh, USA, July 25-28, 2017 185–188  
<https://doi.org/10.1109/NANO.2017.8117498>
- C<sub>195</sub> R.-M. Beiu, V.-F. Duma, and V. Beiu  
 Transverse 2D Photonic Crystal Inside a Fiber Optic for Picometer-scale Measurements  
 IEEE International Conference on Numerical Simulation of Optoelectronic Devices NOSUD'17  
 Copenhagen, Denmark, July 24-28, 2017 53–54  
<https://doi.org/10.1109/NUSOD.2017.8009987>
- C<sub>194</sub> V. Beiu: Photonic Techniques for Brain Imaging *Invited*  
 SPIE-SRLS International Conference for Lasers in Medicine ICLM'17  
 Timisoara, Romania, July 13-15, 2017 108310I(1–4)  
<https://doi.org/10.1117/12.2282763>
- C<sub>193</sub> R.-M. Beiu, V. Beiu, and V.-F. Duma  
 Fundamentals and biomedical applications of photonic crystals: An overview  
 SPIE-SRLS International Conference for Lasers in Medicine ICLM'17  
 Timisoara, Romania, July 13-15, 2017 108310R(1–5)  
<https://doi.org/10.1117/12.2282019>
- C<sub>192</sub> V. Beiu, L. Daus, N.C. Rohatinovici, and V.E. Balas  
 Transport Reliability on Axonal Cytoskeleton  
 IEEE International Conference on Engineering of Modern Electric Systems EMES'17  
 Oradea, Romania, June 1-2, 2017 160–163  
<https://doi.org/10.1109/EMES.2017.7980404>
- C<sub>191</sub> S.R. Cowell, V. Beiu, L. Daus, and P. Poulin  
 On Hammock Networks – Sixty Years After  
 IEEE International Conference on Design & Technology of Integrated Systems in  
 Nanoscale Era DTIS'17, Palma de Mallorca, Spain, April 4-6, 2017 7929871(1–6)  
<https://doi.org/10.1109/DTIS.2017.7929871>

- C<sub>190</sub> R. Toderean (Aldea), O. Geman, I. Chiuchisan, V.E. Balas, and V. Beiu  
 Novel Method for Neurodegenerative Disorders Screening Patients using  
 Hurst Coefficients on EEG Delta Rhythm  
 IEEE International Workshop on Soft Computing Applications SOFA'16  
 Arad, Romania, August 24-26, 2016  
 In V.E. Balaş, L.C. Jain, and M.M. Balaş (eds.), *Soft Computing Applications*, Springer, 2018 349–358  
[https://doi.org/10.1007/978-3-319-62521-8\\_29](https://doi.org/10.1007/978-3-319-62521-8_29)

- C<sub>189</sub> V. Beiu and M. Tache  
 Revisiting Delay Variations Statistically Through an Example  
 IEEE International Semiconductor Conference CAS'15  
 Sinaia, Romania, October 12-14, 2015 179–182  
<https://doi.org/10.1109/SMICND.2015.7355200>

C <sub>188</sub>	V. Beiu and M. Tache On Using Schmitt Trigger for Digital Logic IEEE International Semiconductor Conference CAS'15 Sinaia, Romania, October 12-14, 2015 <a href="https://doi.org/10.1109/SMICND.2015.7355206">https://doi.org/10.1109/SMICND.2015.7355206</a>	197–200
C <sub>187</sub>	V. Beiu and L. Daus Reliability Schemes for Nano-Communications IEEE European Conference on Circuit Theory and Design ECCTD'15 Trondheim, Norway, August 24-26, 2015 <a href="https://doi.org/10.1109/ECCTD.2015.7300038">https://doi.org/10.1109/ECCTD.2015.7300038</a>	7300038(1–4)
C <sub>186</sub>	V. Beiu and M. Tache Statistical Analysis of Static Noise Margins IEEE European Conference on Circuit Theory and Design ECCTD'15 Trondheim, Norway, August 24-26, 2015 <a href="https://doi.org/10.1109/ECCTD.2015.7300090">https://doi.org/10.1109/ECCTD.2015.7300090</a>	7300090(1–4)
C <sub>185</sub>	V. Beiu and L. Daus On 2-Dimensional Consecutive Systems Once Again IEEE International Conference on Nanotechnology IEEE-NANO'15 Rome, Italy, July 27-30, 2015 <a href="https://doi.org/10.1109/NANO.2015.7388638">https://doi.org/10.1109/NANO.2015.7388638</a>	464–467
C <sub>184</sub>	V. Beiu, W. Ibrahim, M. Tache and F. Kharbash When One Should Consider Schmitt Trigger Gates IEEE International Conference on Nanotechnology IEEE-NANO'15 Rome, Italy, July 27-30, 2015 <a href="https://doi.org/10.1109/NANO.2015.7388698">https://doi.org/10.1109/NANO.2015.7388698</a>	682–685

## 2014

9

C <sub>183</sub>	M. Tache, V. Beiu, and T.-J. King Liu Why Hybridize NEMS with CMOS? IEEE International Conference on Electronics Circuits and Systems ICECS'14 Marseille, France, December 7-10, 2014 <a href="https://doi.org/10.1109/ICECS.2014.7050068">https://doi.org/10.1109/ICECS.2014.7050068</a>	646–649
C <sub>182</sub>	V. Beiu and L. Daus Deciphering the Reliability Scheme of the Neurons – One Ion Channel at a Time International Conference on Bio-inspired Info & Communication Technology BICT'14 Boston, MA, USA, December 1-3, 2014 <a href="https://doi.org/10.4108/icst.bict.2014.257905">https://doi.org/10.4108/icst.bict.2014.257905</a>	<i>Invited<sub>26</sub></i> 182–187
C <sub>181</sub>	V. Beiu and L. Daus Why Should We Care About Bounds – Consecutive Systems Revisited IEEE International Conference on Innovations in Information Technology IIT'14 Al Ain, UAE, November 9-11, 2014 <a href="https://doi.org/10.1109/INNOVATIONS.2014.6987563">https://doi.org/10.1109/INNOVATIONS.2014.6987563</a>	65–70
C <sub>180</sub>	M. Tache, F. Kharbash, and V. Beiu On SRAM Bit-Cells Once Again IEEE International Conference on Innovations in Information Technology IIT'14 Al Ain, UAE, November 9-11, 2014 <a href="https://doi.org/10.1109/INNOVATIONS.2014.6987566">https://doi.org/10.1109/INNOVATIONS.2014.6987566</a>	80–83

- C<sub>179</sub> M. Tache, V. Beiu, and T.-J. King Liu  
 A Dual-Voltage Hybrid NEMS-CMOS Low Power Scheme  
 IEEE International Semiconductor Conference CAS'14  
 Sinaia, Romania, October 13-15, 2014 211–214  
<https://doi.org/10.1109/SMICND.2014.6966438>
- C<sub>178</sub> V. Beiu, M. Tache, and F. Kharbash  
 Reliability Enhanced SRAM Bit-Cells  
 IEEE International Semiconductor Conference CAS'14  
 Sinaia, Romania, October 13-15, 2014 229–232  
<https://doi.org/10.1109/SMICND.2014.6966444>
- C<sub>177</sub> V. Beiu, W. Ibrahim, M. Tache, and T.-J. King Liu  
 On Ultra-Low Power Hybrid NEMS-CMOS  
 IEEE International Conference on Nanotechnology IEEE-NANO'14  
 Toronto, ON, Canada, August 18-21, 2014 201–206  
<https://doi.org/10.1109/NANO.2014.6968045>
- C<sub>176</sub> V. Beiu and L. Daus  
 Review of Reliability Bounds for Consecutive- $k$ -out-of- $n$  Systems  
 IEEE International Conference on Nanotechnology IEEE-NANO'14  
 Toronto, ON, Canada, August 18-21, 2014 302–307  
<https://doi.org/10.1109/NANO.2014.6968048>
- C<sub>175</sub> M. Al Kaabi, A. Al Ali, H. Al Janahi, M. Al Kendi, M. Tache, and V. Beiu  
 Ultra-low Power SRAM Cells with Unconventional Sizing  
 IEEE International Conference on Nanotechnology IEEE-NANO'14  
 Toronto, ON, Canada, August 18-21, 2014 308–313  
<https://doi.org/10.1109/NANO.2014.6968117>

## 2013

7

- C<sub>174</sub> F. Kharbash, V. Beiu, M. Tache, and W. Ibrahim  
 Using Body Bias when Upsizing Length for Maximizing the SNMs of CMOS Gates  
 IEEE International Conference on Electronics, Circuits, and Systems ICECS'13  
 Abu Dhabi, UAE, December 8-11, 2013 409–412  
<https://doi.org/10.1109/ICECS.2013.6815441>
- C<sub>173</sub> W. Ibrahim, V. Beiu, M. Tache, and F. Kharbash  
 On Schmitt Trigger and Other Inverters  
 IEEE International Conference on Electronics, Circuits, and Systems ICECS'13  
 Abu Dhabi, UAE, December 8-11, 2013 29–32  
<https://doi.org/10.1109/ICECS.2013.6815337>
- C<sub>172</sub> D. Arasaritei, V. Beiu, M. Turnea, and M. Rotariu  
 Probabilistic Gate Matrix for Axon-inspired Communication  
 IEEE International Conference on E-Health and Bioengineering EHB'13  
 Iasi, Romania, November 21-23, 2013 6707255(1–4)  
<https://doi.org/10.1109/EHB.2013.6707255>
- C<sub>171</sub> N.V. Acharya, J.L. Raju, A. Kumar, M. Tache, and V. Beiu: Monte Carlo Analysis of the Static Noise Margins for CMOS Gates in Predictive Technology Models  
 IEEE GCC Conference and Exhibition, Doha, Qatar, November 17-20, 2013 5–10  
<https://doi.org/10.1109/IEEEGCC.2013.6705739>

- C<sub>170</sub> V. Beiu, M. Tache, W. Ibrahim, F. Kharbash, and M. Alioto  
 On Upsizing Length and Noise Margins  
 IEEE International Semiconductor Conference CAS'13  
 Sinaia, Romania, October 13-16, 2013 219–222  
<https://doi.org/10.1109/SMICND.2013.6688659>
- C<sub>169</sub> V. Beiu, A. Beg, W. Ibrahim, F. Kharbash, and M. Alioto  
 Enabling Sizing for Enhancing the Static Noise Margins  
 IEEE International Symposium on Quality in Electronic Design ISQED'13  
 Santa Clara, CA, USA, March 4-6, 2013 278–285  
<https://doi.org/10.1109/ISQED.2013.6523623>
- C<sub>168</sub> P. Santagati and V. Beiu  
 Will Thermal Noise Affect Nano-Communications?  
 IEEE International Conference on Communications, Signal Processing,  
 and their Applications ICCSPA'13, Sharjah, UAE, February 12-14, 2013 6487322(1–4)  
<https://doi.org/10.1109/ICCSPA.2013.6487322>

## 2012

5

- C<sub>167</sub> P. Santagati and V. Beiu: A Mathematical Model for the Analysis of the Johnson-Nyquist Noise on the Reliability of Nano-Communications  
 International Conference on Bio-Inspired Models of Network, Information,  
 and Computing Systems BIONETICS'12, Lugano, Switzerland, December 10-12, 2012  
 In G.A. Di Caro, and G. Theraulaz (eds.), Springer, LNICST vol. 134, July 2014 49–62  
[https://doi.org/10.1007/978-3-319-06944-9\\_4](https://doi.org/10.1007/978-3-319-06944-9_4)
- C<sub>166</sub> V. Beiu, L. Iordaconiu, A. Beg, W. Ibrahim, and F. Kharbash  
 Low Power and Highly Reliable Gates Using Arrays of Optimally Sized Transistors  
 IEEE International Semiconductor Conference CAS'12  
 Sinaia, Romania, October 15-17, 2012 433–436  
<https://doi.org/10.1109/SMICND.2012.6400738>
- C<sub>165</sub> A. Beg, V. Beiu, and W. Ibrahim  
 Unconventional Transistor Sizing for Reducing Power Alleviates Threshold Voltage Variations  
 IEEE International Semiconductor Conference CAS'12  
 Sinaia, Romania, October 15-17, 2012 429–432  
<https://doi.org/10.1109/SMICND.2012.6400739>
- C<sub>164</sub> V. Beiu, M. Calame, G. Cuniberti, C. Gamrat, Z. Konkoli, D. Vuillaume, G. Wendum, and S. Yitzchaik  
 Aspects of Computing with Locally Connected Networks  
 AIP International Conference on Numerical Analysis and Applied Mathematics ICNAAM'12  
 Kos, Greece, September 19-25, 2012 1875–1879  
<https://doi.org/10.1063/1.4756547>
- C<sub>163</sub> V. Beiu, A. Beg, W. Ibrahim, and F. Kharbash  
 Towards Ultra-Low Voltage/Power Using Unconventionally Sized Arrays of Transistors  
 IEEE International Conference on Nanotechnology IEEE-NANO'12  
 Birmingham, UK, August 20-23, 2012 6322071(1–5)  
<https://doi.org/10.1109/NANO.2012.6322071>

- C<sub>162</sub> V. Beiu, W. Ibrahim, A. Beg, and M. Tache  
 On Axon-inspired Communications  
 IEEE European Conference on Circuit Theory and Design ECCTD'11  
 Linköping, Sweden, August 29-31, 2011 789–792  
<https://doi.org/10.1109/ECCTD.2011.6043841>
- C<sub>161</sub> V. Beiu, A. Beg, and W. Ibrahim **Invited<sub>25</sub>**  
 Atto-Joule Gates for the Whole Voltage Range  
 IEEE International Conference on Nanotechnology IEEE-NANO'11  
 Portland, OR, USA, August 15-18, 2011 1424–1429  
<https://doi.org/10.1109/NANO.2011.6144399>
- C<sub>160</sub> A. Beg and V. Beiu  
 Ultra Low Power/Energy SET-based Axon-inspired Communication  
 IEEE International Conference on Nanotechnology IEEE-NANO'11  
 Portland, OR, USA, August 15-18, 2011 1183–1186  
<https://doi.org/10.1109/NANO.2011.6144563>
- C<sub>159</sub> W. Ibrahim, A. Beg, and V. Beiu  
 Highly Reliable and Low-Power Full Adder Cell  
 IEEE International Conference on Nanotechnology IEEE-NANO'11  
 Portland, OR, USA, August 15-18, 2011 500–503  
<https://doi.org/10.1109/NANO.2011.6144434>
- C<sub>158</sub> V. Beiu, L. Zhang, W. Ibrahim, and M. Tache  
 Minimizing Communication Power Using Near-neighbor Axon-inspired Lattices  
 IEEE International Conference on Nanotechnology IEEE-NANO'11  
 Portland, OR, USA, August 15-18, 2011 426–430  
<https://doi.org/10.1109/NANO.2011.6144502>
- C<sub>157</sub> J.J. Wade, L.J. McDaid, J. Harkin, V. Crunelli, J.A.S. Kelso, and V. Beiu  
 Exploring Retrograde Signaling via Astrocytes as a Mechanism for Self Repair  
 IEEE International Joint Conference on Neural Networks IJCNN'11  
 San Jose, CA, USA, July 31 - August 5, 2011 3149–3155  
<https://doi.org/10.1109/IJCNN.2011.6033638>
- C<sub>156</sub> A. Beg, V. Beiu, and W. Ibrahim  
 Atto Joule CMOS Gates Using Reversed Sizing and W/L Swapping  
 IEEE International New Circuits and Systems Conference NEWCAS'11  
 Bordeaux, France, June 26-29, 2011 498–501  
<https://doi.org/10.1109/NEWCAS.2011.5981328>

- C<sub>155</sub> W. Ibrahim, V. Beiu, and A. Beg  
 On NOR-2 von Neumann Multiplexing  
 IEEE International Design and Test Workshop IDT'10  
 Abu Dhabi, UAE, December 14-16, 2010 67–72  
<https://doi.org/10.1109/IDT.2010.5724410>

C <sub>154</sub>	V. Beiu and W. Ibrahim From Transistor Variations to NAND-2 Multiplexing IEEE International Conference on Nanotechnology IEEE-NANO'10 Seoul, Korea, August 17-20, 2010 <a href="https://doi.org/10.1109/NANO.2010.5697864">https://doi.org/10.1109/NANO.2010.5697864</a>	1076–1081
C <sub>153</sub>	W. Ibrahim and V. Beiu Device-Level Reliability of Several Full Adder Cells IEEE International Conference on Nanotechnology IEEE-NANO'10 Seoul, Korea, August 17-20, 2010 <a href="https://doi.org/10.1109/NANO.2010.5697865">https://doi.org/10.1109/NANO.2010.5697865</a>	1082–1087
C <sub>152</sub>	M.H. Sulieman, V. Beiu, and W. Ibrahim Low-Power and Highly Reliable Logic Gates: Transistor-level Optimizations IEEE International Conference on Nanotechnology IEEE-NANO'10 Seoul, Korea, August 17-20, 2010 <a href="https://doi.org/10.1109/NANO.2010.5697892">https://doi.org/10.1109/NANO.2010.5697892</a>	254–257
C <sub>151</sub>	L. Zhang, H. Elsayed, and V. Beiu A Position-Based Broadcast Relay Approach in Mobile Vehicle-to-Vehicle Network International Conference on Wireless Networks ICWN'10 (part of WorldComp'10) Las Vegas, NV, USA, July 12-15, 2010	611–616

2009	11	
C <sub>150</sub>	W. Ibrahim and V. Beiu Reliability of NAND-2 CMOS Gates from Threshold Voltage Variations IEEE International Conference Innovations in Information Technology IIT'09 Al Ain, UAE, December 15-17, 2009 <a href="https://doi.org/10.1109/IIT.2009.5413631">https://doi.org/10.1109/IIT.2009.5413631</a>	135–139
C <sub>149</sub>	V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid On Two-layer Hierarchical Networks: How Does the Brain Do This? International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009 <a href="https://doi.org/10.1007/978-3-642-04850-0_31">https://doi.org/10.1007/978-3-642-04850-0_31</a>	<i>Invited<sub>24</sub></i> 231–241
C <sub>148</sub>	P.M. Kelly, F. Tuffy, V. Beiu, and L.J. McDaid: Reduced Interconnects in Neural Networks Using a Time Multiplexed Architecture Based on Quantum Devices International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009 <a href="https://doi.org/10.1007/978-3-642-04850-0_32">https://doi.org/10.1007/978-3-642-04850-0_32</a>	<i>Invited<sub>23</sub></i> 242–250
C <sub>147</sub>	V. Beiu, W. Ibrahim, and R.Z. Makki On Wires Holding a Handful of Electrons International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009 <a href="https://doi.org/10.1007/978-3-642-04850-0_34">https://doi.org/10.1007/978-3-642-04850-0_34</a>	<i>Invited<sub>22</sub></i> 259–269
C <sub>146</sub>	W. Ibrahim, and V. Beiu A Bayesian-based EDA Tool for Nano-Circuits Reliability Calculations International ICST Conference on Nano-Networks Nano-Net'09 Luzern, Switzerland, October 18-20, 2009 <a href="https://doi.org/10.1007/978-3-642-04850-0_36">https://doi.org/10.1007/978-3-642-04850-0_36</a>	<i>Invited<sub>21</sub></i> 276–284

- C<sub>145</sub> V. Beiu, B.A.M. Madappuram, P.M. Kelly, and L.J. McDaid  
 On Brain-inspired Hierarchical Network Topologies  
 IEEE International Conference on Nanotechnology IEEE-NANO'09  
 Genoa, Italy, July 26-30, 2009 202–205  
<https://ieeexplore.ieee.org/document/5394594/>
- C<sub>144</sub> W. Ibrahim, V. Beiu, and H. Amer  
 How Much Input Vectors Affect Nano-Circuit's Reliability Estimates  
 IEEE International Conference on Nanotechnology IEEE-NANO'09  
 Genoa, Italy, July 26-30, 2009 699–702  
<https://ieeexplore.ieee.org/document/5394482/>
- C<sub>143</sub> V. Beiu, W. Ibrahim, and R.Z. Makki  
 On Wires at Low Electron Densities  
 IEEE International Conference on Nanotechnology IEEE-NANO'09  
 Genoa, Italy, July 26-30, 2009 703–706  
<https://ieeexplore.ieee.org/document/5394862/>
- C<sub>142</sub> V. Beiu, and W. Ibrahim  
 On CMOS Circuit Reliability from the MOSFETs and the Input Vectors  
 IEEE/IFIP International Conference on Dependable Systems and Networks DSN'09  
 Estoril, Lisbon, Portugal, June 29 - July 2, 2009  
[http://www.laas.fr/WDSN09/WDSN09\\_files/Texts/WDSN09-2-2-Beiu.pdf](http://www.laas.fr/WDSN09/WDSN09_files/Texts/WDSN09-2-2-Beiu.pdf)
- C<sub>141</sub> W. Ibrahim, V. Beiu, and H. Amer  
 Why Should We Care About Input Vectors?  
 IEEE International Northeast Workshop on Circuit and Systems NEWCAS'09  
 Toulouse, France, June 28 - July 1, 2009 5290448(1–4)  
<https://doi.org/10.1109/NEWCAS.2009.5290448>
- C<sub>140</sub> V. Beiu, W. Ibrahim, and R.Z. Makki  
 On Wires Driven by a Few Electrons  
 IEEE International Northeast Workshop on Circuit and Systems NEWCAS'09  
 Toulouse, France, June 28 - July 1, 2009 5290455(1–4)  
<https://doi.org/10.1109/NEWCAS.2009.5290455>

## 2008

7

- C<sub>139</sub> R.-M. Beiu and V. Beiu  
 Pico Sensors for All Seasons — When Light Performs Its Marvels  
 IEEE International Conference on Innovations in Information Technology IIT'08  
 Al Ain, UAE, December 16-18, 2008 116–120  
<https://doi.org/10.1109/INNOVATIONS.2008.4781727>
- C<sub>138</sub> R.-M. Beiu, and V. Beiu  
 Fiber Optic Mechanical Sensor Based on a Triangular-lattice Photonic Crystal  
 IEEE International Photonics Global Conference IPGC'08  
 Singapore, December 8-11, 2008 4781347(1–4)  
<https://doi.org/10.1109/IPGC.2008.4781347>
- C<sub>137</sub> V. Beiu, B.A.M. Madappuram, and M. McGinnity  
 On Brain-inspired Hybrid Topologies for Nano-architectures — A Rent's Rule Approach  
 IEEE International Conference on Embedded Computer Systems IC-SAMOS'08  
 Samos, Greece, July 21-24, 2008 33–40  
<https://doi.org/10.1109/ICSAMOS.2008.4664844>

C <sub>136</sub>	V. Beiu: Electrons Behaving Badly – Quo Vadis Nano-architechture? International Symposium on Information Electronics Systems IES'08 Sendai, Japan, July 14-15, 2008 <a href="http://www.ecei.tohoku.ac.jp/gcoe/en/sympo/sympo_2nd/invited.html">http://www.ecei.tohoku.ac.jp/gcoe/en/sympo/sympo_2nd/invited.html</a>	<i>Invited<sub>20</sub></i>	
C <sub>135</sub>	S. Lazarova-Molnar and V. Beiu Reliability Modeling of Circuits with Multi-State Aging Gates Modeling & Simulation – Methodology, Tools, Software Applications M&S-MTSA'08 Edinburgh, UK, June 16-19, 2008		24–27
C <sub>134</sub>	B.A.M. Madappuram, V. Beiu, P.M. Kelly, and L.J. McDaid On Brain-inspired Connectivity and Hybrid Network Topologies IEEE/ACM International Symposium on Nanoscale Architectures NANOARCH'08 Anaheim, CA, USA, June 8-13, 2008 <a href="https://doi.org/10.1109/NANOARCH.2008.4585792">https://doi.org/10.1109/NANOARCH.2008.4585792</a>		43–47
C <sub>133</sub>	V. Beiu and W. Ibrahim Does the Brain Really Outperform Rent's Rule? IEEE International Symposium on Circuits and Systems ISCAS'08 Seattle, WA, USA, May 18-21, 2008 <a href="https://doi.org/10.1109/ISCAS.2008.4541499">https://doi.org/10.1109/ISCAS.2008.4541499</a>		54–61
C <sub>132</sub>	V. Beiu and W. Ibrahim	15	
C <sub>132</sub>	W. Ibrahim, V. Beiu, and S. Lazarova-Molnar: Accurate Nano-Circuits Reliability Evaluations Based on Combining Numerical Simulations with Monte Carlo Ones IEEE International Design and Test Workshop IDT'07 Cairo, Egypt, December 16-18, 2007 <a href="https://doi.org/10.1109/IDT.2007.4437447">https://doi.org/10.1109/IDT.2007.4437447</a>		139–144
C <sub>131</sub>	S. Lazarova-Molnar, V. Beiu, and W. Ibrahim Proxels for Reliability Assessment of Future Nano-Architectures IEEE International Design and Test Workshop IDT'07 Cairo, Egypt, December 16-18, 2007 <a href="https://doi.org/10.1109/IDT.2007.4437435">https://doi.org/10.1109/IDT.2007.4437435</a>		88–89
C <sub>130</sub>	S. Lazarova-Molnar, V. Beiu, and W. Ibrahim Reliability – The Fourth Optimization Pillar of Nanoelectronics IEEE International Conference on Signal Processing and Communications ICSPC'07 Dubai, UAE, November 24-27, 2007 <a href="https://doi.org/10.1109/ICSPC.2007.4728258">https://doi.org/10.1109/ICSPC.2007.4728258</a>		73–76
C <sub>129</sub>	W. Ibrahim and V. Beiu Why Nano-DSP Will Be Fan-in Constrained IEEE International Conference on Signal Processing and Communications ICSPC'07 Dubai, UAE, November 24-27, 2007 <a href="https://doi.org/10.1109/ICSPC.2007.4728319">https://doi.org/10.1109/ICSPC.2007.4728319</a>		317–320
C <sub>128</sub>	V. Beiu, H. Amer, and M. McGinnity On Global Communications for Nano-Architectures – Brain versus Rent's Rule International Conference on Design of Circuits and Integrated Systems DCIS'07 Seville, Spain, November 21-23, 2007 <a href="http://www2.imse-cnm.csic.es/dcis07/">http://www2.imse-cnm.csic.es/dcis07/</a>	<i>Invited<sub>19</sub></i>	305–310

- C<sub>127</sub> W. Ibrahim, V. Beiu, and Y.A. Alkhawwar  
 On the Reliability of Four Full Adder Cells  
 IEEE International Conference Innovations in Information Technology IIT'07  
 Dubai, UAE, November 18-20, 2007 720–724  
<https://doi.org/10.1109/IIT.2007.4430508>
- C<sub>126</sub> R.-M. Beiu, C.D. Stanescu, and V. Beiu  
 A Novel Microstructured Fiber Optic Sensor for Very Small Deformations  
 SPIE International Symposium on Optomechatronic Technologies ISOT'07, SPIE vol. 6716  
 Lausanne, Switzerland, October 8-10, 2007 67160D(1–8)  
<https://doi.org/10.1117/12.754190>
- C<sub>125</sub> R.-M. Beiu, C.D. Stanescu, and V. Beiu  
 Unique In-Fiber Photonic Crystal Sensor  
 IEEE International Midwest Symposium on Circuit and Systems MWSCAS'07  
 Montreal, Canada, August 5-8, 2007 116–119  
<https://doi.org/10.1109/MWSCAS.2007.4488550>
- C<sub>124</sub> R.-M. Beiu, C.D. Stanescu, and V. Beiu  
 Highly Sensitive Nano-Photonic Embedded Sensors  
 IEEE International Conference on Nanotechnology IEEE-NANO'07  
 Hong Kong, China, August 2-5, 2007 737–741  
<https://doi.org/10.1109/NANO.2007.4601293>
- C<sub>123</sub> V. Beiu, W. Ibrahim, and S. Lazarova-Molnar  
 A Fresh Look at Majority Multiplexing – When Devices Get Into the Picture  
 IEEE International Conference on Nanotechnology IEEE-NANO'07  
 Hong Kong, China, August 2-5, 2007 883–888  
<https://doi.org/10.1109/NANO.2007.4601325>
- C<sub>122</sub> S. Lazarova-Molnar, V. Beiu, and W. Ibrahim  
 A Strategy for Reliability Assessment of Future Nano-Circuits  
 WSEAS International Conference on Circuits, Systems, Communications, Computers CSCC'07  
 Agios Nikolaos, Crete, Greece, July 23-28, 2007 60–65  
<https://dl.acm.org/doi/abs/10.5555/1348610.1348623>  
<https://catalogue.nlg.gr/Record/b.523684/TOC>
- C<sub>121</sub> W. Ibrahim and V. Beiu  
 Long Live Small Fan-in Majority Gates – Their Reign Looks Like Coming!  
 IEEE International Conference on Application-specific Systems  
 Architectures and Processors ASAP'07, Montreal, Canada, July 8-11, 2007 278–283  
<https://doi.org/10.1109/ASAP.2007.4429993>
- C<sub>120</sub> V. Beiu, W. Ibrahim, and S. Lazarova-Molnar  
 What von Neumann Did Not Say About Multiplexing: Beyond Gates Failures – The Gory Details  
 International Work-Conference on Artificial Neural Networks IWANN'07  
 San Sebastián, Spain, June 19-22, 2007, Springer LNCS 4507 487–496  
[https://doi.org/10.1007/978-3-540-73007-1\\_60](https://doi.org/10.1007/978-3-540-73007-1_60)
- C<sub>119</sub> V. Beiu: Grand Challenges of Nanoelectronics and Possible Architectural Solutions *Invited*  
 IEEE International Symposium on Multiple Valued Logic ISMVL'07  
 Oslo, Norway, May 14-16, 2007 a(1–7)  
<https://doi.org/10.1109/ISMVL.2007.27>

C<sub>118</sub> V. Beiu and W. Ibrahim  
 Why Inverters and Small Fan-in Voters Are the Most Promising Gates  
 IEEE International Workshop on Post-Binary ULSI Systems ULSIWS'07  
 Oslo, Norway, May 13, 2007 3–10  
[http://ismvl07.ifi.uio.no/docs/Program\\_ULSIWS07.pdf](http://ismvl07.ifi.uio.no/docs/Program_ULSIWS07.pdf)

- | 2006  | 4 |
|---|---|
| C <sub>117</sub> V. Beiu, W. Ibrahim, Y.A. Alkhawwar, and M.H. Sulieman<br>Gate Failures Effectively Shape Multiplexing<br>IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT'06<br>Washington, DC, USA, October 2-6, 2006 29–37<br><a href="https://doi.org/10.1109/DFT.2006.33">https://doi.org/10.1109/DFT.2006.33</a> |   |
| C <sub>116</sub> V. Beiu and M.H. Sulieman<br>On Practical Multiplexing Issues<br>IEEE International Conference on Nanotechnology IEEE-NANO'06<br>Cincinnati, OH, USA, July 16-20, 2006 310–313<br><a href="https://doi.org/10.1109/NANO.2006.247637">https://doi.org/10.1109/NANO.2006.247637</a>  |   |
| C <sub>115</sub> M.H. Sulieman and V. Beiu<br>Multiplexing Schemes for Single Electron Technologies<br>IEEE International Conference on Computer Systems and Applications AICCSA'06<br>Sharjah, UAE, March 8-11, 2006 424–428<br><a href="https://doi.org/10.1109/AICCSA.2006.205125">https://doi.org/10.1109/AICCSA.2006.205125</a>                  |   |
| C <sub>114</sub> V. Beiu, J. Nyathi, S. Aunet, and M.H. Sulieman<br>Femto Joule Switching for Nano Electronics<br>IEEE International Conference on Computer Systems and Applications AICCSA'06<br>Sharjah, UAE, March 8-11, 2006 415–423<br><a href="https://doi.org/10.1109/AICCSA.2006.205124">https://doi.org/10.1109/AICCSA.2006.205124</a>       |   |

- | 2005  | 7 |
|---|---|
| C <sub>113</sub> V. Beiu: The Quest for Practical Redundant Computations<br>IEEE International Conference on Microelectronics ICM'05<br>Islamabad, Pakistan, December 13-15, 2005 1 <i>Invited</i> , ix<br><a href="https://doi.org/10.1109/ICM.2005.1590021">https://doi.org/10.1109/ICM.2005.1590021</a>  |   |
| C <sub>112</sub> S. Aunet, Y. Berg, and V. Beiu<br>Ultra Low-Power Redundant Logic Based on Majority-3 Gates<br>IFIP International Conference on VLSI System-on-Chip VLSI-SoC'05<br>Perth, Australia, October 17-19, 2005 553–558<br>Springer, IFIP 240, ISBN: 978-0-387-73660-0  |   |
| C <sub>111</sub> V. Beiu and A. Zawadzki<br>On Kolmogorov's Superpositions: Novel Gates and Circuits for Nanoelectronics?<br>IEEE International Joint Conference on Neural Networks IJCNN'05<br>Montreal, Canada, July 31 - August 4, 2005 651–656<br><a href="https://doi.org/10.1109/IJCNN.2005.1555908">https://doi.org/10.1109/IJCNN.2005.1555908</a> |   |

- C<sub>110</sub> S. Aunet and V. Beiu  
 Ultra Low Power Fault Tolerant Neural Inspired CMOS Logic  
 IEEE International Joint Conference on Neural Networks IJCNN'05  
 Montreal, Canada, July 31 - August 4, 2005 2843–2848  
<https://doi.org/10.1109/IJCNN.2005.1556376>
- C<sub>109</sub> V. Beiu, S. Aunet, J. Nyathi, R. Rydberg III, and A. Djupdal  
 On the Advantages of Serial Architectures for Low-Power Reliable Computations  
 IEEE International Conference on Application-specific Systems,  
 Architectures and Processors ASAP'05, Samos, Greece, July 23-25, 2005 276–281  
<https://doi.org/10.1109/ASAP.2005.48>
- C<sub>108</sub> V. Beiu, A. Djupdal, and S. Aunet  
 Ultra Low-Power Neural Inspired Addition – When Serial Might Outperform Parallel Architectures  
 International Work-Conference on Artificial Neural Networks IWANN'05  
 Barcelona, Spain, June 8-10, 2005, Springer LNCS 3512 486–493  
[https://doi.org/10.1007/11494669\\_60](https://doi.org/10.1007/11494669_60)
- C<sub>107</sub> V. Beiu, A. Zawadzki, R. Andonie, and S. Aunet  
 Using Kolmogorov Inspired Gates for Low Power Nanoelectronics  
 International Work-Conference on Artificial Neural Networks IWANN'05  
 Barcelona, Spain, June 8-10, 2005, Springer LNCS 3512 438–445  
[https://doi.org/10.1007/11494669\\_54](https://doi.org/10.1007/11494669_54)

## 2004

10

- C<sub>106</sub> V. Beiu: A Novel Highly Reliable Low-Power Nano Architecture  
 When von Neumann Augments Kolmogorov *Invited*<sub>16</sub>  
 IEEE International Conference on Application-specific Systems,  
 Architectures and Processors ASAP'04, Galveston, TX, USA, September 27-29, 2004 167–177  
<https://doi.org/10.1109/ASAP.2004.1342467>
- C<sub>105</sub> V. Beiu, U. Rückert, S. Roy, and J. Nyathi  
 On Nanoelectronic Architectural Challenges and Solutions  
 IEEE International Conference on Nanotechnology IEEE-NANO'04  
 Munich, Germany, August 17-19, 2004 628–631  
<https://doi.org/10.1109/NANO.2004.1392441>
- C<sub>104</sub> M.H. Sulieman and V. Beiu  
 On Single Electron Technology Full Adders  
 IEEE International Conference on Nanotechnology IEEE-NANO'04  
 Munich, Germany, August 17-19, 2004 317–320  
<https://doi.org/10.1109/NANO.2004.1392337>
- C<sub>103</sub> S. Roy and V. Beiu  
 Multiplexing Schemes for Cost-Effective Fault-Tolerance  
 IEEE International Conference on Nanotechnology IEEE-NANO'04  
 Munich, Germany, August 17-19, 2004 589–592  
<https://doi.org/10.1109/NANO.2004.1392429>
- C<sub>102</sub> M.H. Sulieman and V. Beiu  
 Design and Analysis of SET Circuits – Using MATLAB Modules and Simon  
 IEEE International Conference on Nanotechnology IEEE-NANO'04  
 Munich, Germany, August 17-19, 2004 618–621  
<https://doi.org/10.1109/NANO.2004.1392438>

- C<sub>101</sub> J. Nyathi, V. Beiu, S. Tatapudi, and D.J. Betwoski  
 A Charge Recycling Differential Noise-Immune Perceptron  
 IEEE International Joint Conference on Neural Networks IJCNN'04  
 Budapest, Hungary, July 25-29, 2004 1995–2000  
<http://doi.org/10.1109/IJCNN.2004.1380921>
- C<sub>100</sub> D.J. Betowski, D. Dwyer, and V. Beiu  
 A Novel Segmented Parabolic Sine Approximation for Direct Digital Frequency Synthesizers  
 International Multiconference VLSI'04, Las Vegas, NV, USA, June 21-25, 2004 523–529  
<https://dblp.uni-trier.de/db/conf/csreaESA/csreaESA2004.html>
- C<sub>99</sub> V. Beiu and M.H. Sulieman  
 Optimal Practical Perceptron Addition – Application to Single Electron Technology  
 International Multiconference VLSI'04, Las Vegas, NV, USA, June 21-25, 2004 541–547  
<https://dblp.uni-trier.de/db/conf/csreaESA/csreaESA2004.html>
- C<sub>98</sub> M.H. Sulieman and V. Beiu  
 Characterization of a 16-bit Threshold Logic Single Electron Technology Adder  
 IEEE International Symposium on Circuits and Systems ISCAS'04  
 Vancouver, Canada, May 23-26, 2004 681–684  
<https://doi.org/10.1109/ISCAS.2004.1328838>
- C<sub>97</sub> M.H. Sulieman and V. Beiu  
 On the Design of Multibit SET Adders  
 NSTI Nanotechnology NanoTech'04, Boston, MA, USA, March 7-11, 2004, vol. 3 169–172  
<https://www.nsti.org/Nanotech2004/showabstract.html?absno=226>

**2003**

**17**

- C<sub>96</sub> V. Beiu: Threshold Logic Implementations – The Early Days  
 IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03  
 Cairo, Egypt, December 27-30, 2003 1379–1383  
<https://doi.org/10.1109/MWSCAS.2003.1562552>
- C<sub>95</sub> V. Beiu, D.J. Betowski, and P.-S. Wu  
 Over 100 dBc ROM-less Piecewise Non-linear Direct Digital Frequency Synthesizers  
 IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03  
 Cairo, Egypt, December 27-30, 2003 760–763  
<https://doi.org/10.1109/MWSCAS.2003.1562397>
- C<sub>94</sub> V. Beiu, J.M. Quintana, M.J. Avedillo, and M.H. Sulieman  
 Threshold Logic – From Vacuum Tubes to Nanoelectronics *Invited<sub>15</sub>*  
 IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03  
 Cairo, Egypt, December 27-30, 2003 930–935  
<https://doi.org/10.1109/MWSCAS.2003.1562439>
- C<sub>93</sub> M.H. Sulieman and V. Beiu  
 Review of Recent Full Adders Implemented in Single Electron Technology *Invited<sub>14</sub>*  
 IEEE International Midwest Symposium on Circuit and Systems MWSCAS'03  
 Cairo, Egypt, December 27-30, 2003 872–875  
<https://doi.org/10.1109/MWSCAS.2003.1562425>

- C<sub>92</sub> P.-S. Wu and V. Beiu  
 On Accurate Piecewise Linear ROM-less Direct Digital Frequency Synthesizers  
 IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03  
 Nanjing, China, December 14-17, 2003 1595–1599  
<https://doi.org/10.1109/ICNNSP.2003.1281185>
- C<sub>91</sub> M.H. Sulieman and V. Beiu  
 Optimal Practical Adders Using Perceptrons  
 IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03  
 Nanjing, China, December 14-17, 2003 345–348  
<https://doi.org/10.1109/ICNNSP.2003.1279280>
- C<sub>90</sub> D.J. Betowski and V. Beiu  
 Considerations for Phase Accumulator Design for Direct Digital Frequency Synthesizers  
 IEEE International Conference on Neural Networks and Signal Processing ICNNSP'03  
 Nanjing, China, December 14-17, 2003 176–179  
<http://doi.org/10.1109/ICNNSP.2003.1279240>
- C<sub>89</sub> R. Andonie, L. Sasu, and V. Beiu  
 Fuzzy ARTMAP with Relevance Factor  
 IEEE International Joint Conference on Neural Networks IJCNN'03  
 Portland, OR, USA, July 20-24, 2003 1975–1980  
<https://doi.org/10.1109/IJCNN.2003.1223710>
- C<sub>88</sub> V. Beiu: A Survey of Perceptron Circuit Complexity Results  
 IEEE International Joint Conference on Neural Networks IJCNN'03  
 Portland, OR, USA, July 20-24, 2003 989–994  
<http://doi.org/10.1109/IJCNN.2003.1223825>
- C<sub>87</sub> V. Beiu, J.M. Quintana, M.J. Avedillo, and R. Andonie  
 Differential Implementations of Threshold Logic Gates  
 IEEE International Symposium on Signal, Circuits and Systems SCS'03  
 Iași, Romania, July 10-11, 2003 489–492  
<https://doi.org/10.1109/SCS.2003.1227096>
- C<sub>86</sub> Z. Zhou, D.J. Betowski, X. Li, G. La Rue, and V. Beiu  
 High Performance Direct Digital Frequency Synthesizers  
 Biennial University/Government/Industry Microelectronics Symposium UGIM'03  
 Boise, ID, USA, June 30 - July 2, 2003 368–369  
<https://doi.org/10.1109/UGIM.2003.1225770>
- C<sub>85</sub> V. Beiu: Constructive Threshold Logic Addition – A Synopsis of the Last Decade  
 International Conference on Artificial Neural Networks ICANN'03  
 Istanbul, Turkey, June 26-29, 2003, Springer LNCS 2714 745–752  
[https://doi.org/10.1007/3-540-44989-2\\_89](https://doi.org/10.1007/3-540-44989-2_89)
- C<sub>84</sub> V. Beiu, J.M. Quintana, and M.J. Avedillo  
 Review of Capacitive Threshold Gate Implementations  
 International Conference on Artificial Neural Networks ICANN'03  
 Istanbul, Turkey, June 26-29, 2003, Springer LNCS 2714 737–744  
[https://doi.org/10.1007/3-540-44989-2\\_88](https://doi.org/10.1007/3-540-44989-2_88)
- C<sub>83</sub> S. Tatapudi and V. Beiu  
 Split-Precharge Differential Noise-Immune Threshold Logic Gate  
 International Work-Conference on Artificial Neural Networks IWANN'03  
 Menorca, Spain, June 3-6, 2003, Springer LNCS 2687 49–56  
[https://doi.org/10.1007/3-540-44869-1\\_7](https://doi.org/10.1007/3-540-44869-1_7)

- C<sub>82</sub> R. Andonie, L.M. Sasu, and V. Beiu  
A Modified Fuzzy ARTMAP Architecture for Incremental Learning Function Approximation  
International Conference on Neural Networks and Computational Intelligence NCI'03  
Cancun, Mexico, May 19-21, 2003, ACTA Press 124–129  
<http://www.actapress.com/Abstract.aspx?paperId=13609>
- C<sub>81</sub> V. Beiu: On Existential and Constructive Neural Complexity Results  
International Conference on Neural Networks and Computational Intelligence NCI'03  
Cancun, Mexico, May 19-21, 2003, ACTA Press 63–72  
<http://www.actapress.com/Abstract.aspx?paperId=13599>
- C<sub>80</sub> V. Beiu, J.M. Quintana, and M.J. Avedillo  
Review of Differential Threshold Gate Implementations  
International Conference on Neural Networks and Computational Intelligence NCI'03  
Cancun, Mexico, May 19-21, 2003, ACTA Press 44–49  
<http://www.actapress.com/Abstract.aspx?paperId=13596>

## 2002 2

- C<sub>79</sub> V. Beiu: On the Node Complexity of Threshold Gate Circuits with Sub-Linear Fan-Ins  
International Conference on Neural Networks and Soft Computing ICNNSC'02  
Zakopane, Poland, June 11-15, 2002, Springer, Advances in Soft Computing vol. 19 143–148  
[https://doi.org/10.1007/978-3-7908-1902-1\\_18](https://doi.org/10.1007/978-3-7908-1902-1_18)
- C<sub>78</sub> V. Beiu: Depth-Size Tradeoffs for Threshold Gate Circuits  
Italian Workshop on Neural Networks WIRN-Vietri'02  
Vietri sul Mare, Italy, May 31 - June 1, 2002 88–91

## 2001 2

- C<sub>77</sub> V. Beiu: On Higher Order Noise Immune Perceptrons  
IEEE International Joint Conference on Neural Networks IJCNN'01  
Washington, DC, USA, July 14-19, 2001, vol. 1 246–251  
<https://doi.org/10.1109/IJCNN.2001.939025>
- C<sub>76</sub> V. Beiu: On VLSI-Optimal Neural Computations  
International Conference on Control Systems and Computer Science CSCS-13  
Bucharest, Romania, May 31 - June 3, 2001 450–455

## 2000 2

- C<sub>75</sub> V. Beiu: High-Speed Noise Robust Threshold Gates  
IEEE International Semiconductor Conference CAS'00  
Sinaia, Romania, October 10-14, 2000, vol. 1 Best Paper Award, 79–82  
<https://doi.org/10.1109/SMICND.2000.890191>
- C<sub>74</sub> V. Beiu: Ultra-Fast Noise Immune CMOS Threshold Gates  
IEEE Midwest Symposium on Circuits and Systems MWSCAS'00  
Lansing, MI, USA, August 8-11, 2000, vol. 3 1310–1313  
<https://doi.org/10.1109/MWSCAS.2000.951456>

- C<sub>73</sub> V. Beiu: Neural Addition and Fibonacci Numbers  
 International Work-Conference on Artificial Neural Networks IWANN'99  
 Alicante, Spain, June 2-4, 1999, Springer LNCS 1607 198–207  
<https://doi.org/10.1007/BFb0100486>

- C<sub>72</sub> V. Beiu: On Kolmogorov's Superposition and Boolean Functions  
 IEEE Brazilian Symposium on Neural Networks SBRN'98  
 Belo Horizonte, Brazil, December 9-11, 1998 55–60  
<http://doi.org/10.1109/SBRN.1998.730994>
- C<sub>71</sub> V. Beiu: Larger Bases and Mixed Analog/Digital Neural Networks  
 International Conference on Artificial Neural Networks in Engineering ANNIE'98  
 St. Louis, MI, USA, November 1-4, 1998. In C.H. Dagli et al. (Eds.), ASME Press 63–70
- C<sub>70</sub> V. Beiu: 2D Neural Hardware vs 3D Biological Ones *Invited<sub>13</sub>*  
 ICSC/IFAC International Symposium on Neural Computations NC'98  
 Vienna, Austria, September 23-25, 1998, ICSC Academic Press 37–45  
[http://www.icsc.ab.ca/publications/list\\_nc98.html](http://www.icsc.ab.ca/publications/list_nc98.html)
- C<sub>69</sub> V. Beiu: On Automatic Synthesis of Analog/Digital Circuits  
 International Symposium on Nonlinear Theory and Its Applications NOLTA'98  
 Crans-Montana, Switzerland, September 14-17, 1998, vol. 2 799–802
- C<sub>68</sub> V. Beiu and K.R. Moore  
 On Analog Implementation of Discrete Neural Networks  
 International Workshop on Fuzzy Logic and Intelligent Technologies FLINS'98  
 Antwerp, Belgium, September 14-16, 1998, World Scientific (ISBN: 981-02-3532-1) 258–265
- C<sub>67</sub> V. Beiu: Implementing Size-Optimal Discrete Neural Networks Requires Analog Circuitry  
 European Signal Processing Conference EuSiPCo'98  
 Rhodes, Greece, September 8-11, vol. 3, Typorama (ISBN: 978-960-7620-06-4) 1325–1328
- C<sub>66</sub> V. Beiu: Neural Inspired Parallel Computations Require Analog Processors *Invited<sub>12</sub>*  
 International Conference on Parallel Computing and Electrical Engineering PARELEC'98  
 Bialystok, Poland, September 2-5, 1998 39–53
- C<sub>65</sub> V. Beiu and H.E. Makaruk  
 Small Fan-In Is Beautiful  
 IEEE International Joint Conference on Neural Networks IJCNN'98  
 Anchorage, AK, USA, May 4-9, 1998, vol. 2 1321–1326  
<https://doi.org/10.1109/IJCNN.1998.685966>
- C<sub>64</sub> V. Beiu: How to Build VLSI-Efficient Neural Chips *Invited<sub>11</sub>*  
 ICSC International Symposium on Engineering of Intelligent Systems EIS'98  
 Tenerife, Canary Islands, Spain, February 9-13, 1998, ICSC Academic Press, vol. 2 66–75  
[http://www.icsc.ab.ca/publications/list\\_eis98.html](http://www.icsc.ab.ca/publications/list_eis98.html)
- C<sub>63</sub> V. Beiu and H.E. Makaruk *Invited<sub>10</sub>*  
 Deeper and Sparser Nets Are Optimal  
 ICSC International Symposium on Engineering of Intelligent Systems EIS'98  
 Tenerife, Canary Islands, Spain, February 9-13, 1998, ICSC Academic Press, vol. 2 59–65  
[http://www.icsc.ab.ca/publications/list\\_eis98.html](http://www.icsc.ab.ca/publications/list_eis98.html)

- C<sub>62</sub> V. Beiu, S. Draghici, and H.E. Makaruk  
 On Limited Fan-in Optimal Neural Networks  
 IEEE Brazilian Symposium on Neural Networks IV SBRN  
 Goiania, Brazil, December 3-5, 1997  
 19–30  
<https://doi.org/10.1109/SBRN.1997.645844>
- C<sub>61</sub> V. Beiu and H.E. Makaruk  
 Computing Volumes of  $n$ -Dimensional Complexes  
 International Symposium on Nonlinear Theory and Its Applications NOLTA'97  
 Honolulu, HI, USA, November 29 - December 3, 1997, IEICE Press, vol. 1  
 417–420
- C<sub>60</sub> S. Draghici, V. Beiu, and I.K. Sethi  
 A VLSI Optimal Constructive Algorithm  
 International Conference on Artificial Neural Networks in Engineering ANNIE'97  
 St. Louis, MI, USA, November 9-12, 1997, ASME Press  
 145–151
- C<sub>59</sub> V. Beiu: When Reduced Connectivity Neural Networks Are Complexity Optimal?  
 International Workshop on Neural Networks HELNET'97  
 Montreux, Switzerland, October 4-6, 1997, VU University Press  
 109–116
- C<sub>58</sub> V. Beiu and S. Draghici  
 On Sparsely Connected Optimal Neural Networks  
 International Conference on Microelectronics for Neural Networks MicroNeuro'97  
 Dresden, Germany, September 24-26, 1997, Sächsisches Druck- und Verlagshaus  
 56–63
- C<sub>57</sub> V. Beiu and S. Draghici  
 Limited Weights Neural Networks – Very Tight Entropy Based Bounds  
 ICSC International Symposium on Soft Computing SOCO'97  
 Nîmes, France, September 17-19, 1997, ICSC Academic Press  
 111–118  
[http://www.icsc.ab.ca/publications/list\\_soc97.html](http://www.icsc.ab.ca/publications/list_soc97.html)
- C<sub>56</sub> V. Beiu: Enhanced Lower Entropy Bounds with Application to Constructive Learning  
 IEEE EuroMicro-Workshop on Computational Intelligence EuroMicro'97  
 Budapest, Hungary, September 1-4, 1997  
 541–548  
<https://doi.org/10.1109/EURMIC.1997.617371>
- C<sub>55</sub> V. Beiu: Optimization of Circuits Using a Constructive Neural Network Learning Algorithm  
 International Conference on Engineering Applications of Neural Networks EANN'97  
 Stockholm, Sweden, June 16-18, 1997, Åbo Akademis  
 291–194
- C<sub>54</sub> V. Beiu and T. De Pauw  
 Tight Bounds on the Size of Neural Networks for Classification Problems  
 International Work-Conference on Artificial Neural Networks IWANN'97  
 Lanzarote, Canary Islands, Spain, June 4-6, 1997, Springer LNCS 1240  
 743–752  
<https://doi.org/10.1007/BFb0032533>
- C<sub>53</sub> V. Beiu: When Constants Are Important  
 International Conference on Control System and Computer Science CSCS-11  
 Bucharest, Romania, May 28-31, 1997, vol. 2  
 106–111
- C<sub>52</sub> S. Draghici and V. Beiu  
 Entropy Based Comparison of Neural Networks for Classification  
 Italian Workshop on Neural Nets WIRN-Vietri'97  
 Vietri sul Mare, Salerno, Italy, May 22-24, 1997, Springer  
 124–132  
[https://doi.org/10.1007/978-1-4471-1520-5\\_6](https://doi.org/10.1007/978-1-4471-1520-5_6)

- C<sub>51</sub> V. Beiu: New VLSI Complexity Results for Threshold Gate COMPARISON  
 Brazilian Symposium on Neural Networks III SBRN  
 Recife, Brazil, November 12-14, 1996, UFPE-DI 251–258
- C<sub>50</sub> V. Beiu: VLSI Complexity of Threshold Gate COMPARISON *Invited*,  
 International Symposium on Neuro-Fuzzy Systems AT'96  
 Lausanne, Switzerland, August 29-31, 1996, Aati 161–170  
<https://doi.org/10.1109/ISNFS.1996.603834>
- C<sub>49</sub> V. Beiu and J.G. Taylor  
 Direct Synthesis of Neural Networks  
 International Conference on Microelectronics for Neural Networks MicroNeuro'96  
 Lausanne, Switzerland, February 12-14, 1996 257–264  
<https://doi.org/10.1109/MNNFS.1996.493800>

- C<sub>48</sub> J.C. Lemm, V. Beiu, and J.G. Taylor  
 Density Estimation as a Preprocessing Step for Constructive Algorithms  
 Annual Symposium on Neural Network SNN'95  
 Nijmegen, The Netherlands, September 14-15, 1995, Springer 213–216  
[https://doi.org/10.1007/978-1-4471-3087-1\\_41](https://doi.org/10.1007/978-1-4471-3087-1_41)
- C<sub>47</sub> V. Beiu and J.G. Taylor  
 Optimal Mapping of Neural Networks onto FPGAs  
 International Workshop on Artificial Neural Networks IWANN'95  
 Málaga, Spain, June 7-9, 1995, Springer LNCS 930 822–829  
[https://doi.org/10.1007/3-540-59497-3\\_256](https://doi.org/10.1007/3-540-59497-3_256)
- C<sub>46</sub> V. Beiu and J.G. Taylor *Invited*,  
 Area-Efficient Constructive Learning Algorithm  
 International Conference on Control System and Computer Science CSCS-10  
 Bucharest, Romania, May 24-26, 1995, vol. 3 293–310
- C<sub>45</sub> V. Beiu and J.G. Taylor  
 VLSI Optimal Learning Algorithm  
 International Conference on Artificial Neural Networks and Genetic  
 Algorithms ICANNGA'95, Alès, France, April 19-21, 1995, Springer 61–64  
[https://doi.org/10.1007/978-3-7091-7535-4\\_18](https://doi.org/10.1007/978-3-7091-7535-4_18)
- C<sub>44</sub> V. Beiu: Optimal VLSI Implementations of Neural Networks, VLSI-Friendly Learning Algorithms *Invited*,  
 Applied Decision Technologies Conference ADT'95, London, UK, April 3-5, 1995 193–207

- C<sub>43</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins *Invited*,  
 Addition Using Constrained Threshold Gates  
 International Conference on Technical Informatics ConTI'94  
 Timișoara, Romania, November 16-19, 1994, vol. 5 166–177
- C<sub>42</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins  
 Placing Feedforward Neural Networks Among Several Circuit Complexity Classes  
 World Conference on Neural Networks WCNN'94  
 San Diego, CA, USA, June 4-9, 1994, Lawrence Erlbaum & INNS (ISBN 0-8058-1745-X) 584–589

- C<sub>41</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins  
 On the Circuit Complexity of Feedforward Neural Networks  
 International Conference on Artificial Neural Networks ICANN'94  
 Sorrento, Italy, May 26-29, 1994, Springer  
[https://doi.org/10.1007/978-1-4471-2097-1\\_121](https://doi.org/10.1007/978-1-4471-2097-1_121) 521–524
- C<sub>40</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins  
 Area-Time Performances of Some Neural Computations  
 International Symposium on Signal Processing, Robotics, & Artificial Neural Networks  
 SPRANN'94, Lille, France, April 25-27, 1994, GERP EC (ISBN: 2950290833) 664–668
- C<sub>39</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins  
 VLSI Complexity Reduction by Piece-Wise Approximation of the Sigmoid Function **Invited<sub>5</sub>**  
 European Symposium on Artificial Neural Networks ESANN'94  
 Brussels, Belgium, April 20-22, 1994, D facto 181–186  
<https://www.elen.ucl.ac.be/esann/proceedings/papers.php?ann=1994#ES1994-529>
- C<sub>38</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins  
 Learning from Examples and VLSI Implementation of Neural Networks **Invited<sub>4</sub>**  
 European Meeting on Cybernetics and System Research EMCSR'94  
 Vienna, Austria, April 5-8, 1994, World Scientific (ISBN: 9789814534376) 1767–1774

**1993**

**5**

- C<sub>37</sub> V. Beiu, J.A. Peperstraete, and R. Lauwereins  
 Enhanced Threshold Gate Fan-In Reduction Algorithms  
 International Conference for Young Computer Scientists ICYCS'93  
 Beijing, China, July 15-17, 1993, Tsinghua Press (ISBN: 7-302-00888) 3.39–3.42
- C<sub>36</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins **Invited<sub>3</sub>**  
 Overview of Some Efficient Threshold Gate Decomposition Algorithms  
 International Conference on Control System and Computer Science CSCS-9  
 Bucharest, Romania, May 25-28, 1993, Joint Printing House, vol. 1 458–469
- C<sub>35</sub> D.O. Creteanu, V. Beiu, J.A. Peperstraete, and R. Lauwereins  
 Systolic Pattern Recognition Based on a Neural Network Algorithm  
 International Conference on Artificial Neural Networks and Genetic  
 Algorithms ICANNGA'93, Innsbruck, Austria, April 13-16, 1993, Springer 137–144  
[https://doi.org/10.1007/978-3-7091-7533-0\\_22](https://doi.org/10.1007/978-3-7091-7533-0_22)
- C<sub>34</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins  
 Efficient Decomposition of Comparison and Its Applications  
 European Symposium on Artificial Neural Networks ESANN'93  
 Brussels, Belgium, April 7-9, 1993, D facto 45–50  
<https://www.elen.ucl.ac.be/esann/proceedings/papers.php?ann=1993#ES1993-507>
- C<sub>33</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins  
 COMPARISON and Threshold Gate Decomposition  
 International Conference on Microelectronics for Neural Networks MicroNeuro'93  
 Edinburgh, UK, April 6-8, 1993, Pub. UnivEd 83–90

- C<sub>32</sub> V. Beiu, J.A. Peperstraete, and R. Lauwereins  
 Enhanced Threshold Gate Fan-in Reduction Algorithm  
 Interdisciplinary Centrum for Neural Networks ICNN'92  
 Leuven, Belgium, November 19, 1992, KUL Press 65–70  
*Invited<sub>2</sub>*
- C<sub>31</sub> V. Beiu, J.A. Peperstraete, and R. Lauwereins  
 Simpler Neural Networks by Fan-in Reduction  
 IEEE International Joint Conference on Neural Networks IJCNN'92  
 Beijing, China, November 3-6, 1992, vol. 3 204–209
- C<sub>30</sub> V. Beiu, J.A. Peperstraete, and R. Lauwereins  
 Algorithms for Fan-in Reduction  
 International Conference on Neural Networks and Their Applications NeuroNimes'92  
 Nîmes, France, November 2-6, 1992, EC2 589–600
- C<sub>29</sub> V. Beiu, J.A. Peperstraete, and R. Lauwereins  
 Using Threshold Gates to Implement Sigmoid Nonlinearities  
 International Conference on Artificial Neural Networks ICANN'92  
 Brighton, UK, September 4-7, 1992, Elsevier 1447–1450  
<https://doi.org/10.1016/B978-0-444-89488-5.50133-0>
- C<sub>28</sub> V. Beiu, D.C. Ioan, and M.C. Dumbrava  
 Continuous Boltzmann Machines: Theoretical Aspects and Applications  
 IEEE European Computer Conference CompEuro'92, Hague, Netherlands, May 4-8, 1992 193–198  
<https://doi.org/10.1109/CMPEUR.1992.218510>
- C<sub>27</sub> V. Beiu, D.C. Ioan, M.C. Dumbrava, and O. Robciuc  
 Physical Fields Determination Using Continuous Boltzmann Machines  
 IASTED International Symposium APPLIED INFORMATICS'92  
 Innsbruck, Austria, February 10-12, 1992, Acta Press 284–287

- C<sub>26</sub> S. Georgescu and V. Beiu  
 Optimal Reconstruction from Sampled Data with Parallel Structures  
 ISMM International Workshop on Parallel Computing ParComp'91  
 Trani, Italy, September 10-13, 1991, Anaheim: Acta Press (ISBN: 0889861471) 260–263
- C<sub>25</sub> V. Beiu: Neural Network for Digital Image Enhancement  
 International Conference on Artificial Neural Networks ICANN'91  
 Espoo, Finland, June 24-28, 1991, Elsevier, vol. 2 1071–1074  
<https://doi.org/10.1016/B978-0-444-89178-5.50021-X>
- C<sub>24</sub> V. Beiu: NeuroSim – A Neural Network Simulator  
 International Conference on Control System and Computer Science CSCS-8  
 Bucharest, Romania, May 22-25, 1991 28–36

- C<sub>23</sub> V. Beiu: Neural Network Priority Queue  
 International Workshop on Parallel Processing by Cellular Automata PARCELLA'90  
 Berlin, Germany, September 19-21, 1990, Akademie Verlag 130–136  
*Invited<sub>1</sub>*

- C<sub>22</sub> V. Beiu, A. Florea, and S. Georgescu  
 The Facilities of the NeuroSim Environment  
 International Symposium on Informatics INFO-IASI'89, Iași, Romania, October 19-21, 1989 196–202
- C<sub>21</sub> V. Beiu and S. Georgescu  
 Recognition of Moving Objects Using NeuroSim  
 International Symposium on Informatics INFO-IASI'89, Iași, Romania, October 19-21, 1989 186–195
- C<sub>20</sub> A. Petrescu and V. Beiu  
 The "Hello VLSI" CAD Environment  
 IEEE Annual Conference on Semiconductors CAS'89, Sinaia, Romania, October 11-14, 1989 78–82
- C<sub>19</sub> V. Beiu and S. Georgescu  
 Consideration of Vision Based on Associative Neural Networks  
 IEEE Annual European Computer Conference CompEuro'89  
 Hamburg, Germany, May 8-12, 1989, vol. 2 121–124  
<https://doi.org/10.1109/CMPEUR.1989.93388>

- C<sub>18</sub> V. Beiu: VLSI Arrays Implementing Parallel Line-Drawing Algorithms  
 International Workshop on Parallel Processing by Cellular Automata PARCELLA'88  
 Berlin, Germany, October 17-21, 1988, Springer LNCS 342 239–247  
[https://doi.org/10.1007/3-540-50647-0\\_114](https://doi.org/10.1007/3-540-50647-0_114)  
<https://doi.org/10.1515/9783112528365-014>

- C<sub>17</sub> V. Beiu: A Smart-Memory for Set-Structure Processing  
 International Symposium on Informatics INFO-IASI'87  
 Iași, Romania, October 8-10, 1987, vol. 1 404–413
- C<sub>16</sub> V. Beiu: VLSI Arrays Implementing Parallel Line-Drawing Algorithms  
 International Symposium on Informatics INFO-IASI'87  
 Iași, Romania, October 8-10, 1987, vol. 1 395–403
- C<sub>15</sub> V. Beiu: Smart VLSI Memory Chips Implementing Elementary Operations on Lists  
 International Conference on Control System and Computer Science CSCS-7  
 Bucharest, Romania, May 27-30, 1987, vol. 3 16–22
- C<sub>14</sub> E. Oltean and V. Beiu  
 Adaptive Kalman Filtering – Implementation of a Dedicated Structure  
 International Conference on Control System and Computer Science CSCS-7  
 Bucharest, Romania, May 27-30, 1987, vol. 2 21–26
- C<sub>13</sub> V. Beiu and C. Constantinescu  
 Fault-Tolerant Systolic Arrays for Antialiasing  
 IEEE Annual European Computer Conference CompEuro'87  
 Hamburg, Germany, May 11-15, 1987 720–723

- C<sub>12</sub> V. Beiu: Self-Testable and Self-Repairable Antialiasing Unit  
 International MICROELECTRONICS'86 Conference  
 Plovdiv, Bulgaria, October 23–25, 1986, vol. 2 183–195

- C<sub>11</sub> V. Beiu and A. Neagu  
 Algorithm for Adding Universal Represented Real (URR) Numbers  
 International Symposium on Informatics INFO-IASI'85  
 Iași, Romania, October 18-19, 1985, vol. 2 760–768
- C<sub>10</sub> V. Beiu: Dedicated Computing Unit for Antialiasing  
 International Symposium on Informatics INFO-IASI'85  
 Iași, Romania, October 18-19, 1985, vol. 2 590–599
- C<sub>9</sub> V. Beiu and I. Rosu  
 VLSI Implementation of a Self-Testable Real Content Addressable Memory  
 International Conference on Control System and Computer Science CSCS-6  
 Bucharest, Romania, May 22-25, 1985, vol. 2 400–405
- C<sub>8</sub> V. Beiu, A. Petrescu, and I. Rosu  
 Design of Hierarchically Organized Memories for VLSI Implementation  
 International Conference on Control System and Computer Science CSCS-6  
 Bucharest, Romania, May 22-25, 1985, vol. 2 69–75

- C<sub>7</sub> I. Rosu, V. Beiu, and T. Kappel  
 An Algorithm for Priorities Evaluation in a Statistical Multiplexer  
 International Conference on Control System and Computer Science CSCS-5  
 Bucharest, Romania, June 8-11, 1983, vol. 2 368–372

- C<sub>6</sub> V. Beiu: High Speed Algorithm for Executing the MOD Instruction  
 National Conference on Electronics, Telecommunication, Control and Computers CNETAC'82  
 Bucharest, Romania, November 17-19, 1982 175–179

- C<sub>5</sub> A. Aurelian, V. Beiu, and R. Muntean  
 Programmable Binary Multipliers in the Range  $2^2 : 2^{10}$   
 Students Scientific Research Conference  
 Bucharest, Romania, May 17-18, 1980 *Best Paper Award*, 721–725
- C<sub>4</sub> V. Beiu, R. Muntean, and A. Aurelian  
 Graphic Workstation – RAM/ROM Character Generator  
 Students' Scientific Research Conference  
 Bucharest, Romania, May 17-18, 1980 *Best Paper Award*, 726–730
- C<sub>3</sub> R. Munteanu, A. Aurelian, and V. Beiu  
 Ultra High Speed TTL Unit for a Graphic Workstation  
 Students Scientific Research Conference  
 Bucharest, Romania, May 17-18, 1980 *Best Paper Award*, 731–735

- C<sub>2</sub> V. Beiu: Field Effect Optoelectronic Equipments  
 Students' Scientific Research Conference  
 Bucharest, Romania, May 13-14, 1977 *Best Paper Award*, 476–480

C<sub>1</sub> V. Beiu: Bistable Cholesteric Mixtures with Positive Dielectric Anisotropy  
Students Scientific Research Conference  
Bucharest, Romania, May 13-14, 1977

**Best  
Paper  
Award**, 471–475

**OTHER CONFERENCES**

**7 INVITED AND 1 BEST PAPER AWARD**

**53**

- O<sub>53</sub> P. Poulin, S.R. Cowell, and V. Beiu  
On the K<sub>4</sub>-ladder Two-terminal Reliability Once Again  
IEEE Advances in Science & Engineering Technology (ASET)  
Dubai, UAE, February 20-23, 2023
- O<sub>52</sub> A.-C. Beiu and V. Beiu  
Designing Highly Reliable Systems Using Random Devices  
IBM/IEEE CAS/EDS – AI Compute Symposium @ IBM T.J. Watson Research Center  
Yorktown Heights, NY, USA, October 12-14, 2022  
<https://doi.org/10.54985/peeref.2303p1524423>
- O<sub>51</sub> R.-M. Beiu, M.M. Balas, V.E. Balas, and V. Beiu  
Seeing is Believing  
International Summit on Optics, Photonics and Laser Technologies OPTICS&LASERS'19  
San Francisco, CA, USA, June 03-05, 2019
- O<sub>50</sub> M. Nagy, S.R. Cowell, and V. Beiu  
Optimal Cubic Fibonacci Identities for 3D Packing  
International Symposium Research and Education in Innovation Era ISREIE'19  
Arad, Romania, May 23-25, 2019
- O<sub>49</sub> M. Tache, S.R. Cowell, and V. Beiu  
Turning Sizing on Its Head and More  
International Symposium Research and Education in Innovation Era ISREIE'19  
Arad, Romania, May 23-25, 2019
- O<sub>48</sub> R.-M. Beiu and V. Beiu  
Sidestepping the Bounds of Diffraction  
International Symposium Research and Education in Innovation Era ISREIE'19  
Arad, Romania, May 23-25, 2019
- O<sub>47</sub> G. Cristescu, V. Dragoi, and V. Beiu  
Cubic Spline Approximation of the Reliability Polynomials of Two Dual Hammock Networks  
International Symposium Research and Education in Innovation Era ISREIE'19  
Arad, Romania, May 23-25, 2019
- O<sub>46</sub> L. Hamad, A. Fahad, A. Saeed, F. Kharbash, and V. Beiu  
On Reliability-Enhanced Quantum Cellular Automata (QCA) Designs  
UAEU Annual Research & Innovation Conference ARIC'15  
Al Ain, UAE, November 24-25, 2015
- O<sub>45</sub> L. Daus and V. Beiu  
A Survey of Consecutive-*k*-out-of-*n* Systems Bounds  
IEEE International Symposium on Multiple-Valued Logic ISMVL'14  
International Workshop on Post-Binary ULSI Systems ULSIWS'14  
Bremen, Germany, May 18-21, 2014
- O<sub>44</sub> M. Tache, V. Beiu, W. Ibrahim, F. Kharbash, and M. Alioto  
Sizing for Static Noise Margins Revisited  
European Workshop on CMOS Variability VARI'13/PATMOS'13  
Karlsruhe, Germany, September 9-11, 2013

- O<sub>43</sub> V. Beiu, W. Ibrahim, A. Beg, and M. Tache  
 On Sizing Transistors for Threshold Voltage Variations  
 International Workshop on Design for Reliability DFR'12 (in conjunction with HiPEAC'12)  
 Paris, France, January 23-25, 2012  
[http://www.cs.ucy.ac.cy/carch/DFR2012/presentations/S2\\_3.pdf](http://www.cs.ucy.ac.cy/carch/DFR2012/presentations/S2_3.pdf)
- O<sub>42</sub> V. Beiu and W. Ibrahim  
 NAND Multiplexing Down to Nuts and Bolts  
 International Conference on Ultimate Integration on Silicon ULIS'10  
 Glasgow, UK, March 17-19, 2010
- O<sub>41</sub> B.A.M. Madappuram, V. Beiu, and T.M. McGinnity  
 On Brain-inspired Hybrid Network Topologies for Future Nano-architectures  
 UAEU Annual Research Conference ARC-9, Al Ain, UAE, April 21-23, 2008 **Best Paper Award,**
- O<sub>40</sub> S. Lazarova-Molnar and V. Beiu  
 Mapping the Proxel-Based Method to Reliability Analysis of Nano-architectures  
 UAEU Annual Research Conference ARC-9, Al Ain, UAE, April 21-23, 2008
- O<sub>39</sub> R.-M. Beiu, C.D. Stanescu, and V. Beiu  
 Nanostructured Fiber Optics as Highly Sensitive Mechanical Sensors  
 International Trends in NanoTechnology Conference TNT'07  
 San Sebastian, Spain, September 3-7, 2007 **Invited,**
- O<sub>38</sub> W. Ibrahim and V. Beiu  
 A Hybrid Monte-Carlo and Numerical Simulations Approach for Future Nano-circuits Reliability Calculation  
 International Trends in NanoTechnology Conference TNT'07  
 San Sebastian, Spain, September 3-7, 2007
- O<sub>37</sub> S. Lazarova-Molnar, V. Beiu, and W. Ibrahim  
 Proxels for Reliability Assessment of Future Nano-Circuits  
 International Trends in NanoTechnology Conference TNT'07  
 San Sebastian, Spain, September 3-7, 2007
- O<sub>36</sub> H. Amer and V. Beiu  
 On Global Communications for Nano-Architectures – Brain versus Rent's Rule  
 International Trends in NanoTechnology Conference TNT'07  
 San Sebastian, Spain, September 3-7, 2007
- O<sub>35</sub> B.A.M. Madappuram and V. Beiu  
 Using Standing Waves for Communications Might Work for Crossbar Architectures  
 International Trends in NanoTechnology Conference TNT'07  
 San Sebastian, Spain, September 3-7, 2007
- O<sub>34</sub> M.H. Sulieman and V. Beiu  
 Investigating the Reliability of Single-Electron-Technology Gates and Circuits  
 UAEU Annual Research Conference ARC-8, Al Ain, UAE, April 23-25, 2007
- O<sub>33</sub> V. Beiu, J. Nyathi, and S. Aunet  
 Sub-Pico (Femto) Joule Switching: High-Speed Reliable CMOS Circuits Are Feasible  
 International Conference on Innovations in Information Technology IIT'05  
 Dubai, UAE, September 26-28, 2005  
[http://www.it-innovations.ae/iit05/proceedings/articles/E\\_5\\_IIT05\\_Beiu.pdf](http://www.it-innovations.ae/iit05/proceedings/articles/E_5_IIT05_Beiu.pdf)
- O<sub>32</sub> V. Beiu, S. Aunet, R. Rydberg III, A. Djupdal, and J. Nyathi  
 The Vanishing Majority Gate – Trading Power and Speed for Reliability  
 IEEE International Workshop on Design and Test of Defect-Tolerant  
 Nanoscale Architectures NanoArch'05, Palm Springs, CA, USA, May 1, 2005

- O<sub>31</sub> J. Nyathi, V. Beiu, and S. Aunet  
 Sub Femto Joule Switching – High Speed Reliable CMOS Circuits Are Feasible  
 ASILOMAR Conference on Signal, Systems and Computers  
 Pacific Grove, CA, USA, November 7-10, 2004
- O<sub>30</sub> J. Nyathi, V. Beiu, and S. Aunet  
 Femto Joule Switching – Review of Low Energy Design Styles for the Nano Era Invited<sub>6</sub>  
 International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04  
 Krakow, Poland, September 13-17, 2004
- O<sub>29</sub> V. Beiu, U. Rückert, S. Roy, and J. Nyathi  
 On Nanoelectronic Architectural Challenges and Plausible Solutions  
 International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04  
 Krakow, Poland, September 13-17, 2004
- O<sub>28</sub> V. Beiu and A. Zawadzki  
 Why VLSI/Nano Library Design Should Use Kolmogorov's Superpositions  
 International Symposium on Nano and Giga Challenges in Nanoelectronics NGCM'04  
 Krakow, Poland, September 13-17, 2004
- O<sub>27</sub> V. Beiu: On Biological and Hardware Neural Networks Invited<sub>5</sub>  
 International Joint Meeting AMS-SMM, Denton, TX, USA, May 19-22, 1999
- O<sub>26</sub> V. Beiu, J. Frigo, and K.R. Moore  
 Why the Nervous Networks Are Reliable  
 International Symposium on Artificial Intelligence and Adaptive Systems CIMA'99  
 Havana, Cuba, March 24-28, 1999
- O<sub>25</sub> V. Beiu, J. Frigo, and K.R. Moore  
 On the Reliability of Nervous Nets  
 International Conference on Computational Intelligence for Modeling,  
 Control and Automation CIMCA'99, Vienna, Austria, February 17-19, 1999
- O<sub>24</sub> S. Draghici and V. Beiu  
 On Issues Related to VLSI Implementations of Neural Networks  
 International Conference on Cognitive and Neural Systems CNS'98  
 Boston, MA, USA, May 27-30, 1998
- O<sub>23</sub> V. Beiu, J.A. Peperstraete, J. Vandewalle, and R. Lauwereins  
 Digital Implementation of Neural Networks Using Threshold Gates  
 International Conference Romania and Romanians in Contemporary Science  
 Sinaia, Romania, May 24-27, 1994  
<http://citeseerx.ist.psu.edu/viewdoc/citations;jsessionid=E6CF9AE07D31AEDC41844D7E839B9EAB?doi=10.1.1.30.8504>
- O<sub>22</sub> D.O. Creteanu and V. Beiu  
 Systolic Pattern Recognition System  
 International Conference on Fuzzy Systems and Artificial Intelligence IFSAI'92  
 Iași, Romania, October 28-31, 1992
- O<sub>21</sub> V. Beiu, D.C. Ioan, M. Dumbrava, and O. Robciuc  
 Physical Fields Determination Using Continuous Boltzmann Machines Invited<sub>4</sub>  
 Symposium on Parallel Computing, Bucharest, Romania, December 10-11, 1991
- O<sub>20</sub> V. Beiu: Motion Detection with Neural Networks  
 International Conference on Industrial and Applied Mathematics ICIAM'91  
 Washington DC, USA, July 8-12, 1991

- O<sub>19</sub> V. Beiu: Neural Network Solutions for Motion Detection  
International Symposium on Applied Informatics, Innsbruck, Austria, February 18-21, 1991
- O<sub>18</sub> A. Florea, V. Beiu, and S. Georgescu  
Expert System Development with a Neural Network Simulator  
International Conference on AI and Control Systems for Robots AICSR'89  
Strbskoe Pleso, Czechoslovakia, November 6-10, 1989
- O<sub>17</sub> V. Beiu: From Systolic Arrays to Neural Networks *Invited*  
International Symposium on Informatics INFO-IASI'89  
Iași, Romania, October 19-21, 1989
- O<sub>16</sub> M. Constantinescu and V. Beiu  
Theoretical Aspects of Parallel Algorithms for Histogram Modification  
International Conference on Computer Systems MICROSYSTEM'89  
Carlsbad (Karlovy Vary), Czechoslovakia, September 18-21, 1989
- O<sub>15</sub> V. Beiu and S. Georgescu  
Neural Network Models of Vision  
IAPR Workshop on Computer Vision, Tokyo, Japan, October 12-14, 1988
- O<sub>14</sub> A. Florea and V. Beiu  
Expert Decisions Using Neural Models  
Conference on Electronics, Telecommunication, Control and Computers CNETAC'88  
Bucharest, Romania, December 7-9, 1988
- O<sub>13</sub> V. Beiu: Hierarchical Memory Enhanced with List Processing Facilities  
International Conference on Computer Systems MICROSYSTEM'88  
Bratislava, Czechoslovakia, August 30 - September 1, 1988
- O<sub>12</sub> V. Beiu: Parallel Line-Drawing Algorithms  
International Conference on Computer Systems MICROSYSTEM'88  
Bratislava, Czechoslovakia, August 30 - September 1, 1988
- O<sub>11</sub> V. Beiu, M. Ionescu, E. Pașol, and L. Zuzu  
VLSI Implementation of a Statistical Multiplexer  
International Symposium Mini and Microcomputers ISMM-MIMI'87  
Lugano, Switzerland, June 29 - July 2, 1987
- O<sub>10</sub> V. Beiu, M. Ionescu, E. Pașol, and L. Zuzu  
Adaptive Multiplexing Algorithm and Its Possible VLSI Implementation  
Mediterranean Electrotechnical Conference MELECON'87, Rome, Italy, March 24-26, 1987
- O<sub>9</sub> V. Beiu: Smart Image Memory for Parallel Line Generation  
Conference on Electronics, Telecommunication, Control and Computers CNETAC'86  
Bucharest, Romania, December 4-6, 1986
- O<sub>8</sub> F. Moraru, C. Ispas, S. Constantin, A. Niculescu, and V. Beiu:  
Automat Conical Ball Bearing Sorting System  
National Conference on Automatic Measurement Systems Using Computer Techniques  
Bucharest, Romania, May 22-24, 1986
- O<sub>7</sub> V. Beiu: Parallel Adder with Regular Structure  
Conference on Electronics, Telecommunication, Control and Computers CNETAC'85  
Bucharest, Romania, November 21-23, 1985
- O<sub>6</sub> V. Beiu: Self-Testable and Self-Repairable Units – A Must for VLSI Structures  
Conference on Electronics, Telecommunication, Control and Computers CNETAC'84  
Bucharest, Romania, November 22-24, 1984

- O<sub>5</sub> V. Beiu: High Reliability Memory Organization  
 Conference on Electronics, Telecommunication, Control and Computers CNETAC'83  
 Bucharest, Romania, November 17-18, 1983
- O<sub>4</sub> V. Beiu: Using Microprocessors in Audio Systems  
 Conference on Electronics, Telecommunication, Control and Computers CNETAC'82  
 Bucharest, Romania, November 17-19, 1982
- O<sub>3</sub> V. Beiu: Memory Structure with Simultaneous Read and Write Capabilities *Invited*  
 Military Academy of Sciences, Bucharest, Romania, November, 1982
- O<sub>2</sub> V. Beiu: Method for Storing Digital Information on a Video Recorder  
 Conference on Electronics, Telecommunication, Control and Computers CNETAC'81  
 Bucharest, Romania, November, 1981
- O<sub>1</sub> V. Beiu: Reliability Enhanced Memory Architecture with Gracefully Degrading Performances *Invited*,  
 Jubilee: Ten Years from the Foundation of the National College of Informatics  
 Bucharest, Romania, May, 1981

#### TECHNICAL REPORTS

73

**Remark:** *28 have appeared only as technical reports, while 45 have also been published (conferences/journals)*  
*See <https://www.osti.gov/search/semantic:Beiu> for Los Alamos Unrestricted Reports*

- TR<sub>73</sub> V. Dragoi and V. Beiu  
 Which Coefficients Matter Most — Consecutive  $k$ -out-of- $n$ :F Systems Revisited  
 Tech. Rep. TechRxiv: 23042528/1, 23 May 2023  
<https://www.techrxiv.org/doi/full/10.36227/techrxiv.23042528.v1>
- TR<sub>72</sub> M. Jianu, L. Daus, V. Dragoi, and V. Beiu  
 Consecutive  $k$ -out-of- $n$ :F Systems Have Unbounded Roots  
 Tech. Rep. arXiv:2208.14173 [cs.DM], 9 August 2022  
<https://arxiv.org/abs/2208.14173>
- TR<sub>71</sub> V. Dragoi, S.R. Cowell, and V. Beiu  
 Tight Bounds on the Coefficients of Consecutive  $k$ -out-of- $n$ :F Systems  
 Tech. Rep. arXiv:2003.12419 [cs.DM], 27 March 2020  
<https://arxiv.org/abs/2003.12419>
- TR<sub>70</sub> V. Dragoi and V. Beiu  
 Fast Reliability Ranking of Matchstick Minimal Networks  
 Tech. Rep. arXiv:1911.01153 [cs.DM], 4 November 2019  
<https://arxiv.org/abs/1911.01153>
- TR<sub>69</sub> M. Nagy, S.R. Cowell, and V. Beiu  
 Survey of Cubic Fibonacci Identities – When Cuboids Carry Weight  
 Tech. Rep. arXiv:1902.05944 [math.HO], 15 February 2019  
<https://arxiv.org/abs/1902.05944>
- TR<sub>68</sub> L. Daus, V. Beiu, S.R. Cowell, and P. Poulin  
 Brick-wall Lattice Paths and Applications  
 Tech. Rep. arXiv:1804.05277 [math.CO], 14 April 2018  
<https://arxiv.org/abs/1804.05277>
- TR<sub>67</sub> V. Beiu: WTEC-NANO2 (21 pages)  
 International Study of the Long-term Impacts and Future Opportunities for  
 Nanoscale Science and Engineering, September 2010

- TR<sub>66</sub> V. Beiu, H.E. Makaruk, D. Morgan, and L. Popa-Simil  
 ARGOS Advanced RTR (Real Time Radiography) Graphical Object Selection  
 Los Alamos Unrestricted Report LA-UR-03-2477, April 2003
- TR<sub>65</sub> V. Beiu, H.E. Makaruk, D. Morgan, and L. Popa-Simil  
 ARGOS – The Problem  
 Los Alamos Unrestricted Report LA-UR-03-2474, April 2003
- TR<sub>64</sub> V. Beiu: On Automatic Synthesis of Analog/Digital Circuits  
 Los Alamos Unrestricted Report LA-UR-98-3463, 1998
- TR<sub>63</sub> V. Beiu: Larger Bases and Mixed Analog/Digital Neural Networks  
 Los Alamos Unrestricted Report LA-UR-98-3462, 1998
- TR<sub>62</sub> V. Beiu, J. Frigo, and K.R. Moore  
 On the Reliability of Nervous Nets  
 Los Alamos Unrestricted Report LA-UR-98-3461, 1998
- TR<sub>61</sub> V. Beiu: Neural Inspired Parallel Computations Require Analog Processors  
 Los Alamos Unrestricted Report LA-UR-98-3325, 1998
- TR<sub>60</sub> V. Beiu and S. Draghici  
 Designing Constructive Neural Learning Algorithms Based on Information Entropy Bounds  
 Los Alamos Unrestricted Report LA-UR-98-3168, 1998
- TR<sub>59</sub> V. Beiu: On Kolmogorov's Superposition and Boolean Functions  
 Los Alamos Unrestricted Report LA-UR-98-2883, 1998
- TR<sub>58</sub> V. Beiu: 2D Neural Hardware vs 3D Biological Ones  
 Los Alamos Unrestricted Report LA-UR-98-2504, 1998
- TR<sub>57</sub> V. Beiu, S. Draghici, and T. De Pauw  
 A Constructive Approach to Calculating Lower Entropy Bounds  
 Los Alamos Unrestricted Report LA-UR-98-2333, 1998
- TR<sub>56</sub> V. Beiu: Implementing Size-Optimal Discrete Neural Networks Requires Analog Circuitry  
 Los Alamos Unrestricted Report LA-UR-98-1702, 1998
- TR<sub>55</sub> V. Beiu and K.R. Moore  
 On Analog Implementation of Discrete Neural Networks  
 Los Alamos Unrestricted Report LA-UR-98-1609, 1998
- TR<sub>54</sub> V. Beiu: How to Build VLSI-Efficient Neural Chips  
 Los Alamos Unrestricted Report LA-UR-97-4460, 1997
- TR<sub>53</sub> V. Beiu: Implementing Size-Optimal Discrete Neural Networks Requires Analog Circuitry  
 Los Alamos Unrestricted Report LA-UR-97-4432, 1997
- TR<sub>52</sub> V. Beiu and H.E. Makaruk  
 On Deeper Nets for Classification Problems  
 Los Alamos Unrestricted Report LA-UR-97-4413, 1997
- TR<sub>51</sub> V. Beiu and H.E. Makaruk  
 Deeper and Sparser Nets Are Optimal  
 Los Alamos Unrestricted Report LA-UR-97-4359, 1997
- TR<sub>50</sub> V. Beiu, S. Draghici, and H.E. Makaruk  
 On Limited Fan-In Optimal Neural Networks  
 Los Alamos Unrestricted Report LA-UR-97-4314, 1997

- TR<sub>49</sub> V. Beiu and H.E. Makaruk:  
 Constructive Entropy Bounds Based on  $n$ -Dimensional Complexes  
 Los Alamos Unrestricted Report LA-UR-97-4251, 1997
- TR<sub>48</sub> V. Beiu and H.E. Makaruk  
 Small Fan-In Is Beautiful  
 Los Alamos Unrestricted Report LA-UR-97-3493, 1997
- TR<sub>47</sub> V. Beiu: On the Circuit and VLSI Complexity of Threshold Gate COMPARISON  
 Los Alamos Unrestricted Report LA-UR-97-3353, 1997
- TR<sub>46</sub> V. Beiu and S. Draghici  
 On Sparsely Connected Optimal Neural Networks  
 Los Alamos Unrestricted Report LA-UR-97-2970, 1997
- TR<sub>45</sub> V. Beiu and H.E. Makaruk  
 Computing Volumes of  $n$ -Dimensional Complexes  
 Los Alamos Unrestricted Report LA-UR-97-2873, 1997
- TR<sub>44</sub> V. Beiu: Entropy, Constructive Neural Learning, and VLSI Efficiency  
 Los Alamos Unrestricted Report LA-UR-97-2843, 1997
- TR<sub>43</sub> V. Beiu: The Next Generation of Neural Networks Chips  
 Los Alamos Unrestricted Report LA-UR-97-1917, 1997
- TR<sub>42</sub> V. Beiu: When Reduced Connectivity Neural Networks Are Complexity Optimal?  
 Los Alamos Unrestricted Report LA-UR-97-1916, 1997
- TR<sub>41</sub> V. Beiu: Digital Integrated Circuit Implementations (of Neural Networks)  
 Los Alamos Unrestricted Report LA-UR-97-1900, 1997
- TR<sub>40</sub> V. Beiu: Enhanced Lower Entropy Bounds with Application to Constructive Learning  
 Los Alamos Unrestricted Report LA-UR-97-1877, 1997
- TR<sub>39</sub> S. Draghici, V. Beiu, and I.K. Sethi  
 A VLSI Optimal Constructive Algorithm for Classification Problems  
 Los Alamos Unrestricted Report LA-UR-97-1609, 1997
- TR<sub>38</sub> V. Beiu and S. Draghici  
 On Sparsely Connected Optimal Neural Networks  
 Los Alamos Unrestricted Report LA-UR-97-1567, 1997
- TR<sub>37</sub> V. Beiu: When Constants Are Important  
 Los Alamos Unrestricted Report LA-UR-97-1262, 1997
- TR<sub>36</sub> V. Beiu, S. Draghici, and T. De Pauw  
 A Constructive Approach to Calculating Lower Entropy Bounds  
 Los Alamos Unrestricted Report LA-UR-97-884, 1997
- TR<sub>35</sub> V. Beiu: Optimization of Circuits Using a Constructive Neural Network Learning Algorithm  
 Los Alamos Unrestricted Report LA-UR-97-851, 1997
- TR<sub>34</sub> V. Beiu: Enhanced Lower Entropy Bounds with Application to Constructive Learning  
 Los Alamos Unrestricted Report LA-UR-97-516, 1997
- TR<sub>33</sub> V. Beiu: Reduced Complexity Constructive Learning Algorithm  
 Los Alamos Unrestricted Report LA-UR-97-515, 1997
- TR<sub>32</sub> S. Draghici and V. Beiu  
 Entropy Based Comparison of Neural Networks for Classification  
 Los Alamos Unrestricted Report LA-UR-97-483, 1997

- TR<sub>31</sub> V. Beiu and S. Draghici  
 Limited Weights Neural Networks: Very Tight Entropy Based Bounds  
 Los Alamos Unrestricted Report LA-UR-97-294, 1997
- TR<sub>30</sub> V. Beiu: When Constants Are Important  
 Los Alamos Unrestricted Report LA-UR-97-226, 1997
- TR<sub>29</sub> V. Beiu: Constant Fan-In Discrete Neural Networks Are VLSI-Optimal  
 Los Alamos Unrestricted Report LA-UR-97-61, 1997
- TR<sub>28</sub> V. Beiu and T. De Pauw  
 Tight Bounds on the Size of Neural Networks for Classification Problems  
 Los Alamos Unrestricted Report LA-UR-97-60, 1997
- TR<sub>27</sub> V. Beiu: Optimization of Circuits Using a Constructive Neural Network Learning Algorithm  
 Los Alamos Unrestricted Report LA-UR-97-59, 1997
- TR<sub>26</sub> V. Beiu: On the Circuit and VLSI Complexity of Threshold Gate COMPARISON  
 Los Alamos Unrestricted Report LA-UR-96-3591, 1996
- TR<sub>25</sub> V. Beiu: New VLSI Complexity Results for Threshold Gate COMPARISON  
 Los Alamos Unrestricted Report LA-UR-96-3576, 1996
- TR<sub>24</sub> J.C. Lemm, V. Beiu, and J.G. Taylor  
 Density Estimation as a Preprocessing Step for Constructive Algorithms  
 Munster University Technical Report MS-TPI-95-10, 1995
- TR<sub>23</sub> V. Beiu, D.C. Ioan, M. Dumbrava, and O. Robciuc  
 Physical Fields Determination Using Continuous Boltzmann Machines  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1991
- TR<sub>22</sub> V. Beiu: Motion Detection with Neural Networks  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, September 1991
- TR<sub>21</sub> V. Beiu: Neural Network Solutions for Motion Detection  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, March 1991
- TR<sub>20</sub> V. Beiu: Neural Network Priority Queue  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, October 1990
- TR<sub>19</sub> A. Florea, V. Beiu, and S. Georgescu  
 Expert System Development with a Neural Network Simulator  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1989
- TR<sub>18</sub> V. Beiu: From Systolic Arrays to Neural Networks  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, November 1989
- TR<sub>17</sub> M. Constantinescu and V. Beiu  
 Theoretical Aspects of Parallel Algorithms for Histogram Modification  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, October 1989
- TR<sub>16</sub> V. Beiu and A. Florea  
 Basic Structure of a Program Used to Simulate Processor Networks  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1988
- TR<sub>15</sub> A. Florea and V. Beiu  
 Expert Decisions Using Neural Models  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1988
- TR<sub>14</sub> V. Beiu: Hierarchical Memory Enhanced with List Processing Facilities  
 Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, October 1988

- TR<sub>13</sub> V. Beiu: Parallel Line-Drawing Algorithms  
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, October 1988
- TR<sub>12</sub> V. Ivanov and V. Beiu  
Heuristic Simulation of Circuits Using PROLOG  
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, February 1988
- TR<sub>11</sub> V. Beiu, M. Ionescu, E. Pasol, and L. Zuzu  
VLSI Implementation of a Statistical Multiplexer  
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, September 1987
- TR<sub>10</sub> V. Beiu, M. Ionescu, E. Pasol, and L. Zuzu  
Adaptive Multiplexing Algorithm and Its Possible VLSI Implementation  
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, April 1987
- TR<sub>9</sub> V. Beiu: Smart Image Memory for Parallel Line Generation  
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1986
- TR<sub>8</sub> F. Moraru, C. Ispas, S. Constantin, A. Niculescu, and V. Beiu  
Automat Conical Ball Bearing Sorting System  
Technical Report, Department of Mechanics, University "Politehnica" of Bucharest, Romania, June 1986
- TR<sub>7</sub> V. Beiu: Parallel Adder with Regular Structure  
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1985
- TR<sub>6</sub> V. Beiu: Self-Testable and Self-Repairable Units: A Must for VLSI Structures  
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1984
- TR<sub>5</sub> V. Beiu: Highly Reliable Memory Organization  
Technical Report, CSE Department, University "Politehnica" of Bucharest, Romania, December 1983
- TR<sub>4</sub> V. Beiu: Memory Structure with Simultaneous Read and Write Capabilities  
Technical Report, Military Academy of Sciences, Bucharest, Romania, November 1982
- TR<sub>3</sub> V. Beiu: Using Microprocessors in Audio Systems  
Technical Report, Research Institute for Computer Technique, Bucharest, Romania, December 1982
- TR<sub>2</sub> V. Beiu: Method for Recording Digital Information on a Video Recorder  
Technical Report, Research Institute for Computer Technique, Bucharest, Romania, December 1981
- TR<sub>1</sub> V. Beiu: Reliability Enhanced Memory with Gracefully Degrading Performances  
Technical Report, Research Institute for Computer Technique, Bucharest, Romania, July 1981